License
when quoting this document, please refer to the following
URN: urn:nbn:de:0030-drops-7377
URL: http://drops.dagstuhl.de/opus/volltexte/2006/737/

Heithecker, Sven ; do Carmo Lucas, Amilcar ; Ernst, Rolf

FlexFilm - an Image Processor for Digital Film Processing

pdf-format:
Dokument 1.pdf (1,117 KB)


Abstract

Digital film processing is characterized by a resolution of at least 2K (2048x1536 pixels per frame at 30 bit/pixel and 24 pictures/s, data rate of 2.2 GBit/s); higher resolutions of 4K (8.8 GBit/s) and even 8K (35.2 GBit/s) are on their way. Real-time processing at this data rate is beyond the scope of today's standard and DSP processors, and ASICs are not economically viable due to the small market volume. Therefore, an FPGA-based approach was followed in the FlexFilm project. Different applications are supported on a single hardware platform by using different FPGA configurations. The multi-board, multi-FPGA hardware/software architecture is based on Xilinx Virtex-II Pro FPGAs which contain the reconfigurable image stream processing data path, large SDRAM memories for multiple frame storage and a PCI express communication backbone network. The FPGA-embedded CPU is used for control and less computation intensive tasks. This paper will focus on three key aspects: a) the used design methodology which combines macro component configuration and macro-level floorplanning with weak programmability using distributed microcoding, b) the global communication framework with communication scheduling and c) the configurable, multi-stream scheduling SDRAM controller with QoS support by access prioritization and traffic shaping. As an example, a complex noise reduction algorithm including a 2.5 dimensions DWT and a full 16x16 motion estimation at 24 fps requiring a total of 203 Gops/s net computing performance and a total of 28 Gbit/s DDR-SDRAM frame memory bandwidth will be shown.

BibTeX - Entry

@InProceedings{heithecker_et_al:DSP:2006:737,
  author =	{Sven Heithecker and Amilcar do Carmo Lucas and Rolf Ernst},
  title =	{FlexFilm - an Image Processor for Digital Film Processing},
  booktitle =	{Dynamically Reconfigurable Architectures},
  year =	{2006},
  editor =	{Peter M. Athanas and J{\"u}rgen Becker and Gordon Brebner and J{\"u}rgen Teich},
  number =	{06141},
  series =	{Dagstuhl Seminar Proceedings},
  ISSN =	{1862-4405},
  publisher =	{Internationales Begegnungs- und Forschungszentrum f{\"u}r Informatik (IBFI), Schloss Dagstuhl, Germany},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2006/737},
  annote =	{Keywords: Digital film, FPGA, reconfigurable, stream-based architechture, weak programming, SDRAM-controller, QoS, communication centric, communication scheduli}
}

Keywords: Digital film, FPGA, reconfigurable, stream-based architechture, weak programming, SDRAM-controller, QoS, communication centric, communication scheduli
Seminar: 06141 - Dynamically Reconfigurable Architectures
Issue date: 2006
Date of publication: 09.10.2006


DROPS-Home | Fulltext Search | Imprint Published by LZI