License
when quoting this document, please refer to the following
URN: urn:nbn:de:0030-drops-7797
URL: http://drops.dagstuhl.de/opus/volltexte/2006/779/

Herkersdorf, Andreas ; Claus, Christopher ; Meitinger, Michael ; Ohlendorf, Rainer ; Wild, Thomas

Reconfigurable Processing Units vs. Reconfigurable Interconnects

pdf-format:
Dokument 1.pdf (35 KB)


Abstract

The question we proposed to explore with the seminar participants is whether the dynamic reconfigurable computing community is paying sufficient attention to the subject of dynamic reconfigurable SoC interconnects. By SoC interconnect, we refer to architecture- or system-level building blocks such as on-chip buses, crossbars, add-drop rings or meshed NoCs. P Our motivation to systematically investigate this question originates from conceptual and architectural challenges in the FlexPath project. FlexPath is a new Network Processor architecture that flexibly maps networking functions onto both SW programmable CPU resources and (re-)configurable HW building blocks in a way that different packet flows are forwarded via different, optimized processing paths. Packets with well defined processing requirements may even bypass the central CPU complex (AutoRoute). In consequence, CPU processing resources are more effectively used and the overall NP throughput is improved compared to conventional NPU architectures. P The following requirements apply with respect to the dynamic adaptation of the processing paths: The rule basis for NPU-internal processing path lookup is updated in the order of 100us, packet inter-arrival time is in the order of 100ns. Partial reconfiguration of the rule basis (and/or interconnect structure) with state of the art techniques would take several ms resulting in a continuously blocked system. However, performing path selection with conventional lookup table search and updates (and a statically configured on-chip bus) takes considerably less than 100ns. Hence, is there a need for new conceptual approaches with respect to dynamic SoC interconnect reconfiguration, or is this a ''no issue'' as conventional techniques are sufficient?

BibTeX - Entry

@InProceedings{herkersdorf_et_al:DSP:2006:779,
  author =	{Andreas Herkersdorf and Christopher Claus and Michael Meitinger and Rainer Ohlendorf and Thomas Wild},
  title =	{Reconfigurable Processing Units vs. Reconfigurable Interconnects},
  booktitle =	{Dynamically Reconfigurable Architectures},
  year =	{2006},
  editor =	{Peter M. Athanas and J{\"u}rgen Becker and Gordon Brebner and J{\"u}rgen Teich},
  number =	{06141},
  series =	{Dagstuhl Seminar Proceedings},
  ISSN =	{1862-4405},
  publisher =	{Internationales Begegnungs- und Forschungszentrum f{\"u}r Informatik (IBFI), Schloss Dagstuhl, Germany},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2006/779},
  annote =	{Keywords: Reconfigurable SoC interconnect}
}

Keywords: Reconfigurable SoC interconnect
Seminar: 06141 - Dynamically Reconfigurable Architectures
Issue date: 2006
Date of publication: 25.10.2006


DROPS-Home | Fulltext Search | Imprint Published by LZI