Specification, Verification and Inference  
(Invited Talk)

Wei-Ngan Chin

School of Computing  
National University of Singapore  
chinwn@comp.nus.edu.sg

Abstract

Traditionally, the focus of specification mechanism has been on improving its ability to cover a wider range of problems more accurately, while the effectiveness of verification is left to the underlying theorem provers. Our work attempts a novel approach, where the focus is on designing good specification mechanisms that can achieve both better expressiveness and better verifiability. Moreover, we shall also highlight a unified specification mechanism that can be used for both verification and inference. Our framework allows preconditions and postconditions to be selectively inferred via a set of uninterpreted relations which are computed using bi-abduction, and modularly synthesized to support concise specification for program codes.

1998 ACM Subject Classification   D.2.4 Software/Program Verification

Keywords and phrases   Expressive Specification, Automated Verification, Specification Inference

Digital Object Identifier   10.4230/OASIcs.FSFMA.2013.2

Short Biography

Wei-Ngan Chin is presently an Associate Professor in the Department of Computer Science, National University of Singapore. His research interests are in programming languages and software engineering. He has worked on various program analyses and verification techniques that are aimed at improving clarity, reliability and reusability of software.