Π-Ware: Hardware Description and Verification in Agda

João Paulo Pizani Flor¹, Wouter Swierstra², and Yorick Sijsling³

1 Department of Information and Computing Sciences, Utrecht University,
PO Box 80089, 3508 TB Utrecht, The Netherlands
J.P.PizaniFlor@uu.nl
2 Department of Information and Computing Sciences, Utrecht University,
PO Box 80089, 3508 TB Utrecht, The Netherlands
W.S.Swierstra@uu.nl
3 Department of Information and Computing Sciences, Utrecht University,
PO Box 80089, 3508 TB Utrecht, The Netherlands
Y.Sijsling@uu.nl

Abstract

There is a long tradition of modelling digital circuits using functional programming languages. This paper demonstrates that by employing dependently typed programming languages, it becomes possible to define circuit descriptions that may be simulated, tested, verified and synthesized using a single language. The resulting domain specific embedded language, Π-Ware, makes it possible to define and verify entire families of circuits at once. We demonstrate this by defining an algebra of parallel prefix circuits, proving their correctness and further algebraic properties.

1998 ACM Subject Classification B.7.2 Integrated Circuits: Design Aids – Verification, D.3.2 Programming Languages: Language Classifications – Functional Languages, F.3.1 Logics and Meanings of Programs: Specifying and Verifying and Reasoning about Programs

Keywords and phrases dependently typed programming, Agda, EDSL, hardware description languages, functional programming

Digital Object Identifier 10.4230/LIPIcs.TYPES.2015.9

1 Introduction

There is a long tradition of using functional programming to model hardware circuits. Dating as far back as the 1980's, there have been many different proposed Domain-Specific Languages (DSLs) for the design and verification of circuits [20, 2, 19, 5]. Initially these languages were mostly standalone, but later embedded DSLs for hardware were developed, hosted in functional languages such as Haskell or ML.

All of these functional hardware DSLs have some limitations with respects to (type) safety or aspects of the design process that they support. Most of them allow for simulation, some support synthesis to Register-Transfer Level (RTL) netlists; others are focused on verification (using a combination of SMT solvers, automated theorem provers, or interactive proof assistants). We would argue, however, that none of these are unified typed languages for the design, simulation, verification, and synthesis of hardware circuits.

* This work was supported by the Netherlands Organization for Scientific Research (NWO) project on A Dependently-Typed Language for Verified Hardware.

© João Paulo Pizani Flor, Wouter Swierstra, and Yorick Sijsling; licensed under Creative Commons License CC-BY

21st International Conference on Types for Proofs and Programs (TYPES 2015).
Editor: Tarmo Uustalu; Article No. 9, pp. 9:1–9:27
Leibniz International Proceedings in Informatics
Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany
Yet the need for better tools for the design of custom hardware accelerators is greater than ever. The performance of general purpose processors is becoming increasingly harder to improve, as we have already long ago faced the power wall and Instruction-Level Parallelism (ILP) shows diminishing returns [9]. There is a growing demand for hardware acceleration that is both easy to maintain and accurate.

This paper presents Π-Ware, a Hardware Description Language (HDL) embedded in Agda [18, 17], a dependently-typed programming language. Π-Ware provides a single, strongly-typed language which supports the definition, synthesis, simulation, testing and formal verification of complex circuits. The project is hosted at http://piware.alvb.in.

After giving a high-level overview of the language and its features (Section 2), this paper makes the following contributions:

- Π-Ware has been designed to be a safe and strongly-typed language. Our embedding (Section 3) makes use of dependent types to provide safety guarantees beyond the ones offered by HDLs embedded in simply-typed functional languages. The embedding is parameterized by the type of fundamental data over the wires and the library of fundamental gates being used. For example, instead of using only logic gates, one could add binary arithmetic operators to the fundamental library. This raises the level of abstraction of the description and simplifies verification.

- Unlike other embeddings in proof assistants (such as Coquet [5]), Π-Ware circuits are executable. We defined functional semantics for both combinational and sequential circuits (Section 4). This may seem trivial, but providing a total semantics of circuits that run forever requires some care. Specifically, we define a causal stream-based semantics to model the simulation of sequential circuits.

- As the circuit semantics is executable, we can use it to test our designs. Furthermore, for finite domains, we can automatically derive a proof by exhaustive testing (Section 5). More generally, the full power of Agda as an interactive theorem prover can be used to prove properties of circuit generators. These generators are usually defined using some sort of recursive pattern (connection pattern), and proofs about them rely on induction following the same pattern (proof combinator).

- Finally, we show how all these features may be combined in a case study: the verification of parallel prefix circuits (Section 6). We describe this family of circuits in terms of Π-Ware primitives and verify its behaviour. In particular, we formulate and prove algebraic laws involving operators and transformations over parallel prefix circuits, providing machine-verified versions of proofs previously developed on paper [12].

## 2 Overview

We can illustrate circuit models in Π-Ware by analyzing a simple example. Let us model a 2-way multiplexer (mux). For convenience, booleans are being carried over the wires, and we have the usual set of gates at our disposal: NOT, AND, OR.

A first step when designing a circuit is to think of its specification. For such a small circuit as mux, its truth table (Table 1) serves well as specification.

Our mux has two data inputs (A, B) and a selection input (S). It behaves in such a way that, whenever (S = 0), the output is equal to input A, otherwise it is equal to input B. From the truth table we can (straightforwardly) derive a boolean formula:

\[
Z = (A \wedge \neg S) \lor (B \wedge S)
\] (1)

From this logical formula, a designer could then implement a circuit with the structure shown in Figure 1. This kind of graphical model is often known as block diagram.
Table 1 Truth table specification of $\text{mux}$.

<table>
<thead>
<tr>
<th>S</th>
<th>A</th>
<th>B</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 1 Block diagram of $\text{mux}$.

We can also view such a diagram in a different way, by considering the fundamental gates present, and grouping them using sequential (\_\_\_) and parallel (\_\_\_) composition. This corresponds exactly to the definition of $\text{mux}$ in II-Ware, shown in Listing 1.

In this description, we use three kinds of fundamental gates: AND ($\land \mathbb{C}$), OR ($\lor \mathbb{C}$) and NOT ($\neg \mathbb{C}$). Notice how the circuit type is indexed by sizes of the input and output. The total size of all inputs of $\text{mux}$ amounts to 3 and total size of all outputs amounts to 1. Besides fundamental gates and composition, we also use some blocks to do rewiring. The circuit called $\text{fork} \times \diamond$ outputs two exact copies of its input bus side-by-side, while $\text{fst} \times_1$ and $\text{snd} \times_1$ select respectively the first and second wire from an input of size 2.

The $\text{mux}$ example shows how II-Ware circuits are described in a low level of abstraction. Circuits are combined in an architectural way, and there is no way in the DSL to refer to intermediary results (no variable binding). We discuss how this low-level description relates to other levels of abstraction in Section 7.

In $\text{mux}$, the parameters to the $\mathbb{C}$ type constructor are constants, but they need not be in general. Using dependent types, we can precisely define and reason about circuit generators. For example, here is the type and definition of the aforementioned $\text{fork} \times \diamond$:

$$\text{fork} \times \diamond : \forall \{n\} \to \mathbb{C} n (n + n)$$

$$\text{fork} \times \diamond \{n\} = \text{Plug} \ (\text{tabulate} \ {n} \ \text{id} ++ \text{tabulate} \ {n} \ \text{id})$$

Even though circuit semantics is only given in Section 4, we can already take a look at what would be possible given a functional (simulation) semantics for our examples. For now, let’s assume the semantic function for circuits has the following type:

$$[\_] : \mathbb{C} \ i \ o \to \text{(Vec Bool} \ i \to \text{Vec Bool} \ o)$$
That is, it takes a circuit with inputs of size $i$ and outputs of size $o$, and returns its semantics: a function between appropriately-sized binary words. A first possibility to “reason” about circuit behaviour is to just test a circuit with some inputs and observe the produced outputs to gain confidence in its correctness. In the following snippet we give some test cases for $\text{mux}$. As using dependent types implies evaluation during type checking, we can formulate our tests as a type checking problem, requiring that our circuit will compute the required type by definition:

\[
\text{test1} : \text{[mux]} (\text{false} :: (\text{true} :: \text{false} :: [])) \equiv (\text{true} :: [])
\]

\[
\text{test2} : \text{[mux]} (\text{true} :: (\text{true} :: \text{false} :: [])) \equiv (\text{false} :: [])
\]

This approach works fine to check the correctness of the simple $\text{mux}$: just write one test for each line of the truth table. However, one cannot simply test circuit generators (such as $\text{fork} \times \text{nabla}$), as that would entail simulating a possibly infinite number of circuits. To definitely convince ourselves of the correctness of $\text{fork} \times \text{nabla}$ we will want to prove a more general statement, such as:

\[
\text{fork} \times \text{nabla} \equiv No \ n \ (w : \text{Vec Bool} \ n) \rightarrow \text{[fork} \times \text{nabla} \ {n} \ ] \ w \equiv w ++ w
\]

Here we can regard the concatenation function ($\_++\_$) as a formal specification of $\text{fork} \times \text{nabla}$, and $\text{fork} \times \text{nabla} \equiv No$ as a proof that $\text{fork} \times \text{nabla}$ complies with its specification. What the statement of $\text{fork} \times \text{nabla} \equiv No$ intuitively means is that the circuit has the effect of duplicating its inputs into its outputs. The proof of this statement is written by induction on $w$, and relies on auxiliary lemmas involving vector functions such as $\_++\_$ and $\text{tabulate}$.

We discuss proofs of circuit (generator) properties more thoroughly in Section 5. In that section we also talk about a notion of equivalence between circuits and several algebraic properties of circuit constructors and combinators. As a prerequisite for verification, however, we first must define the syntax and semantics of circuits, in Sections 3 and 4.

### 3 Circuit Structure

The syntax of $\Pi$-Ware models gives a low-level description of a circuit’s architecture, indicating how fundamental gates are connected to each other. This style approximates block diagrams drawn by hardware designers, but with a key distinction: in $\Pi$-Ware, components are connected in a nameless fashion, without explicitly mentioning ports or wires.

As $\Pi$-Ware is a deeply-embedded DSL, the syntax of the language is defined by a datatype (called $\mathbb{C}$). Our DSL distinguishes between combinational and sequential circuits. In summary, sequential circuits can have internal state, while combinational ones do not. We denote this distinction by indexing the $\mathbb{C}$ type with an element of $\text{IsComb}$:

\[
data \text{IsComb} : \text{Set} \ \text{where} \ \sigma \omega : \text{IsComb}
\]
infixl 4 _⟫_; infixr 5 _∥_

\[
\begin{align*}
data \mathbb{C} &: \{ s : \text{IsComb} \} \to \mathbb{N} \to \mathbb{N} \to \text{Set} \\
\text{Gate} &: \forall (g : \text{Gate}) \{ s \} \to \mathbb{C} \{ s \} \ (\#\text{in} g) \ (\#\text{out} g) \\
\text{Plug} &: \forall \{ i o s \} \to i \times o \to \mathbb{C} \{ s \} \ i o \\
_\text{⟩ ⟪ &: \forall \{ i m o s \} \to \mathbb{C} \{ s \} \ i m \to \mathbb{C} \{ s \} \ m o \to \mathbb{C} \{ s \} \ i o \\
_\text{∥ ⟪ &: \forall \{ i_1 o_1 i_2 o_2 s \} \to \mathbb{C} \{ s \} \ i_1 o_1 \to \mathbb{C} \{ s \} \ i_2 o_2 \to \mathbb{C} \{ s \} \ (i_1 + i_2) \ (o_1 + o_2) \\
\text{DelayLoop} &: \forall \{ i o l \} \to \mathbb{C} \{ \sigma \} \ (i + l) \ (o + l) \to \mathbb{C} \{ \omega \} \ i o
\end{align*}
\]

\textbf{Listing 2} The circuit datatype (\( \mathbb{C} \)).

We consider circuits indexed with the \( \omega \) value to be sequential, and those with \( \sigma \) to be combinational. The choice of name for these (one-letter) constructors is only partially arbitrary: we were motivated by the usage of \( \Σ^n \) in mathematics to represent the set of all infinite sequences over a given alphabet \( S \). This distinction between combinational and sequential circuits results in some convenience: with the knowledge that a circuit has no state, its simulation semantics can be simpler – just a function between appropriately-sized vectors. And with a simpler semantics, we can also get simpler proofs.

Listing 2 shows the circuit type (\( \mathbb{C} \)). The handling of the \text{IsComb} tag in each of the constructors tells us which sort of semantics (stateful or not) we need to have from the subparts in order to get the semantics of the whole circuit.

The constructors for sequential (\( _\text{⟩ ⟪ \)) and parallel (\( _\text{∥ ⟪ \)) composition, for example, preserve the \( s \) tag. This means that, to evaluate a circuit (\( c_1 \text{⟩ ⟪ } c_2 \)) in a stateless way, both \( c_1 \) and \( c_2 \) need to be stateless (combinational). Equivalently, if any of the parts is stateful, only a stateful evaluation of the whole is allowed.

Besides \text{IsComb}, the circuit datatype (\( \mathbb{C} \)) is also indexed by two natural numbers. These correspond, respectively, to the total number of input wires into the circuit and total number of output wires from the circuit. We were strongly influenced in our circuit syntax design choices by Coquet [5], especially in the usage of dependent types in the (\( _\text{⟩ ⟪ \)) and (\( _\text{∥ ⟪ \)) constructors to enforce sizing constraints.

In order to facilitate discussion of the constructors of \( \mathbb{C} \), we categorize them as either \text{primitive} or \text{composite}: composite constructors take arguments of type \( \mathbb{C} \), while primitive ones do not. First, we look at the primitive constructors:

- Circuits constructed with \text{Gate} are the smallest possible with computational content. The whole \texttt{PiWare.Circuit} module is parameterized by a \texttt{gate library} (detailed in Section 3.2), and by calling \text{Gate} we simply pick one of those gates to use as building block.
- The other primitive constructor is \text{Plug}, which is necessary due to the \texttt{nameless} fashion in which we compose circuits. Since it is impossible to refer to any specific circuit port we cannot, for example, map the “first” output of a circuit to the “second” input of another. Plugs are required to do \texttt{rewiring}, but they perform no \texttt{computation}.

The argument to the \text{Plug} constructor has type \( i \times o \), and this is a synonym for a mapping from output wires (indices) to input wires (indices).

\[
\text{⟪⟨⟩}: \mathbb{N} \to \mathbb{N} \to \text{Set} \\
i \times o = \text{Vec} (\text{Fin} i) \ o
\]
Using such a mapping, no Plug can ever be built containing any information other than the origin of each output wire. An intuitive definition for \((i \times o)\) would be \((\text{Fin } o \rightarrow \text{Fin } i)\), but we opted for the (first-order) Vec representation to get easier combination of plugs and easier proofs. Also, the first-order representation will make synthesis more straightforward.

The composite constructors in \(\Pi\)-Ware represent ways in which smaller circuits can be connected to form a larger one. First, let us focus on the most interesting of them: DelayLoop. Both other composite constructors \((\_ \gg \_\) and \(\_ \| \_\) preserve the IsComb index. The DelayLoop constructor, however, is an exception: it is the only way to build a sequential circuit given a combinational one as argument.

This single possible way to introduce state makes the definition of circuit semantics simpler and, as the name hints, we make sure to always introduce a clocked delay at each occurrence of DelayLoop. Thus we avoid combinatorial loops in the circuit, which can make circuit analysis much more complex [10]. The remaining composite constructors of \(\mathbb{C}\) are:

- Sequential composition \((\_ \gg \_)\), which connects the output of one circuit to the input of another. The indices ensure that the sizes match up correctly.
- Parallel composition \((\_ \| \_)\), that creates a combined circuit which has as inputs (resp. outputs) the inputs (resp. outputs) of both constituent subcircuits.

Careful indexing of sequential and parallel composition, together with the type of \(\times\), ensure that some design mistakes are prevented by construction. Floating wires are forbidden by \(\gg\): in a term “\(c_1 \gg c_2\)”, the output size of \(c_1\) needs to equal the input size of \(c_2\). Also, because Plug takes a function from outputs to inputs, only one source can be assigned to each load (no short-circuits). Lastly, the totality of the argument to Plug ensures that no plug output can be left unassigned.

As already mentioned, our circuit syntax is strongly influenced by Coquet [5]. Some differences are the partitioning of circuits by the IsComb tag into combinational or sequential, the first-order Plugs, and the type of the DelayLoop constructor, which in our case does not allow nesting of state.

In \(\Pi\)-Ware, circuits are parameterized both by the type of data travelling in the wires (an \(\text{Atomic}\) type) and by a set of fundamental Gates upon which all circuits are built. The first design choice taken when describing circuits in \(\Pi\)-Ware is which \(\text{Atomic}\) type to use, so let’s start with that.

### 3.1 Atomic Types

Hardware descriptions in VHDL or Verilog, often model the information carried on the wires as bits. This stays close to a physical implementation and thus remains popular, however, sometimes it is useful to think of other types being carried in the wires. For example, an enumeration type better describes the possible states of a state machine. In \(\Pi\)-Ware, all circuit descriptions are parameterized by the type of element carried over the wires.

Types that can be carried over ports and wires are called atomic types (Listing 3). Elements of such types are considered to have no parts and cannot be inspected by \(\Pi\)-Ware.

Some simple examples of atomic types are: \(\text{Bool}\), (named) enumerations and \(\text{Fin } n\) (for some \(n\)). In order to be used as an atomic type, a given type must be finite and inhabited. These requirements are packed up in the \text{FiniteInhabited} record (Listing 4). We witness the finiteness of \(\text{Atom}\) by a bijection with \(\text{Fin } n\), and the default field shows that the type in question has at least one inhabitant. The reason to forbid empty types from being used as \(\text{Atom}\) lies in the semantics of DelayLoop.
We will cover circuit semantics with more detail in Section 4 but, in summary, each occurrence of `DelayLoop` prepends one extra element to the circuit’s output stream. This extra element will have type `Vec Atom n` (for arbitrary `n`), and thus we need to have at least one arbitrary value of type `Atom` at our disposal (default). As a last remark, we make `W n` a synonym for `Vec Atom n`. Thus in any context parameterized by an instance of the `Atomic` record, we can refer to words of atoms in a more convenient way.

A last detail to note is that the bijection between the `Atom` type and `Fin n` implies the existence of a decidable equality (and decidable setoid structure) for `Atom`. There is a function in the Agda standard library (called `eq? n`) that gives a decidable equality for any type `A`, provided there is an injection from `A` into `Fin n`. In our case, we pass to `eq? n` the injection obtained as a consequence of the bijection between `Atom` and `Fin n`. The relevant definitions are shown in Listing 5.

### 3.2 Fundamental Gates

The `mux` example from Listing 1 was built with the usual boolean gates (AND, OR, NOT). Instead of hardwiring this choice in the definition of C, Π-Ware allows users to choose their own collection of fundamental gates. These could be the boolean gates mentioned above, but also more complex circuits, such as muxes, registers, or arithmetic circuits, depending on the particular design.

To build a library of fundamental gates, users must define a suitable Agda record specifying the interface and semantics of each gate. This record (`Gates`) is shown in Listing 6.

First of all, the whole `Gates` module is parameterized by an instance of `Atomic`, thus fixing `W` and defining the type of elements that appear as inputs and outputs of gates.

The type of gate identifiers is stored in the `Gate` field, and there are functions that assign to each gate identifier a corresponding number of inputs (`#in`), number of outputs (`#out`), and specification function (`spec`). Notice the highly dependent type of `spec` and of `Gates` as a whole: the return type of `spec` depends on its `g` parameter and on the `#in` and `#out` fields. The type of `#in` and `#out` depends, in turn, on `Gate`.

The choice of fundamental gates strongly influences circuit correctness proofs: the correctness of each gate defined by the `Gates` record is assumed rather than proved.

---

**Listing 3** The `Atomic` record.

```agda
record Atomic : Set₁ where
  field Atom : Set
    enum : FiniteInhabited Atom

open FiniteInhabited enum public
W = Vec Atom
```

**Listing 4** The `FiniteInhabited` record.

```agda
record FiniteInhabited {l} (A : Set l) : Set l where
  field finite : Finite A
default : A

open Finite finite public
```

---

TYPES 2015
\[
\begin{align*}
\_\mathit{\cdot \cdot}^n\_ & : \forall \{ A : \text{Set} \} \parallel fA : \text{Finite } A \parallel \rightarrow \text{Decidable } \{ A = A \} \_{\mathit{\cdot \cdot}} \\
\_\mathit{\cdot \cdot}^n\_ & = \text{let open Finite } fA \text{ in eq}^n \text{ injection}
\end{align*}
\]
\[
\begin{align*}
\_\mathit{\cdot \cdot}^n \mathit{\cdot \cdot} A \_ & : \text{Decidable } \{ A = \text{Atom} \} \_{\mathit{\cdot \cdot}} \\
\_\mathit{\cdot \cdot}^n \mathit{\cdot \cdot} A \_ & = \_\mathit{\cdot \cdot}^n \_ \parallel \text{FiniteInhabited.finite enum} \\
decSetoidA : \text{DecSetoid } \_ \_ \\
decSetoidA & = \text{decSetoid } \_ \_ \\
\end{align*}
\]

**Listing 5** Decidable equality for Atom derived via injection to Fin n.

```agda
record Gates : Set where
  field Gate : Set
    #in #out : Gate → ℕ
    spec : \forall g → (W (#in g) → W (#out g))
```

**Listing 6** The Gates record.

To perform boolean logic with our circuits, we will want to use any *functionally complete* set of boolean gates. A particularly simple such set is \{NAND\}, which contains only the negated AND gate. First, we must define how many input and output ports does each gate in the library have:

\[
\begin{align*}
\#\text{in} \ &\_ \rightarrow \_ = 2 \\
\#\text{out} \ &\_ \rightarrow \_ = 1 \\
\end{align*}
\]

Notice that the parameter of the \#in and \#out functions is of type NandGate. This is the type of gate identifiers in the library. We impose no requirements on a type to satisfy this role, but here NandGate is a simple enumeration type. Having defined the interface of each gate in our library (there is only one), we then define the specification function:

\[
\text{spec} \_ \rightarrow \_ : W 2 \rightarrow W 1 \\
\text{spec} \_ \rightarrow \_ (x :: y :: []) = [ \text{not } (x \wedge y) ]
\]

There are no restrictions imposed by II-Ware on which kind of gate should or should not be present in a library, and higher-level Atomic and Gates instances can make designs much simpler. For example, with an Atomic instance defined to represent 8-bit signed integers, there can be a useful Gates library containing some set of modular arithmetic operators over these integers.

As another example of gate library, II-Ware also includes BoolTrio, a gate library operating over booleans with three boolean operations (\text{NOT, AND, OR}) and two constant gates (\text{FALSE and TRUE}). We specify the behaviour of the gates using the boolean functions from Agda’s standard library (Data.Bool).

When simulating a II-Ware circuit, we will use the specification functions of the gate library used in that circuit. Likewise, in proofs of circuit correctness, the fundamental gates are assumed to be correct. Therefore the elements in a Gates library can be seen as fundamental in two ways:
Fundamental behaviour, as they have no subparts.

Fundamental functional correctness, as it is assumed.

3.3 Abstraction Levels

Throughout this paper, we will deal with circuit models and circuit semantics only in terms of their size (the \(\mathbb{C}\) datatype is indexed by two natural numbers, representing the sizes of a circuit’s input and output). However, \(\Pi\)-Ware offers a thin data abstraction layer, allowing Agda types in circuit’s inputs/outputs (instead of Vec Atom).

A typed circuit is defined as just a wrapper record around a sized circuit (\(\mathbb{C}\)). Therefore, the computation still is performed over words, but the description of a typed circuit contains information on how to convert between elements of the involved Agda types and the correspondingly-sized words.

This thin layer makes mainly simulation and testing more convenient and less verbose (no need to always build vectors to compare with in testing, for example). However, as the computation is still performed over words, proving a circuit’s correctness will still rely on lemmas involving the sized level (vectors, atoms).

We discuss with more detail in Section 7 how this layer of data abstraction influences modelling and verification, and what could be other possible ways of raising the level of abstraction in circuit description.

4 Circuit Semantics

Due to the choice of using deep embedding to implement our DSL, it is possible to write several different semantics for circuit models.

When talking about deeply embedded languages, a semantic function is just a function mapping the Abstract Syntax Tree (AST) of our DSL to a desired carrier type. All of the circuit semantics currently implemented in \(\Pi\)-Ware are compositional, which means that they can be defined by folding the \(\mathbb{C}\) type with an algebra.

The module PiWare.Circuit.Algebra defines the algebra type for \(\mathbb{C}\) (as a record), along with the associated catamorphism (fold). There are two algebra types: one for combinational circuits (\(\mathbb{C}\sigma\)) and one for (possibly) sequential ones (\(\mathbb{C}\)). The only difference between them is that a case for DelateLoop is absent from \(\mathbb{C}\sigma\). Here we show the algebra type for combinational circuits (\(\mathbb{C}\sigma\)):

```agda
record \(\mathbb{C}\sigma\) : Set where
field
  GateA : \(\forall \ g\# \rightarrow T (\#in\ g\#) (\#out\ g\#)\)
  PlugA : \(\forall \ \{i\ o\} \rightarrow i \times o \rightarrow T\ i\ o\)
  _\parallel\_ : \(\forall \ \{i\ m\ o\} \rightarrow T\ i\ m\ \rightarrow T\ m\ o\ \rightarrow T\ i\ o\)
  _\parallel\_ : \(\forall \ \{i_1\ o_1\ i_2\ o_2\} \rightarrow T\ i_1\ o_1\ \rightarrow T\ i_2\ o_2\ \rightarrow T\ (i_1 + i_2)\ (o_1 + o_2)\)
```

We use Agda’s feature of sections (parameterized anonymous modules) to avoid repetition of parameters used in several definitions. Firstly, the algebra record type (\(\mathbb{C}\sigma\)) is parameterized by the carrier type (called \(T\)). Also, the catamorphism for combinational circuits (called cata\(\mathbb{C}\)) is parameterized by an instance of the algebra record.

Listing 7 shows the catamorphism for combinational circuits (cata\(\mathbb{C}\)). Notice how this definition, by itself, takes only the circuit to be interpreted as parameter. However, cata\(\mathbb{C}\) is part of a section, so outside of the section it takes an extra parameter (an element of the record type \(\mathbb{C}\sigma\)). Notice also how (due to the \(\sigma\) index) there is no need to define a clause for DelateLoop.
9:10  II-Ware: Hardware Description and Verification in Agda

\[
\begin{align*}
cataCo : & \forall \{i o\} \to C \{\sigma\} i o \to T i o \\
cataCo (Gate g) &= \text{GateA} g \\
cataCo (Plug f) &= \text{PlugA} f \\
cataCo (c_1 \parallel c_2) &= \text{cataCo} c_1 \parallel \text{cataCo} c_2 \\
cataCo (c_1 \gg c_2) &= \text{cataCo} c_1 \gg \text{cataCo} c_2 \\
\end{align*}
\]

**Listing 7** Catamorphism for combinational circuits.

\[
\begin{align*}
simulation\sigma : & CoA \\
simulation\sigma &= \text{record } \{ \text{GateA} = \text{spec} \\
& \text{PlugA} = \lambda p \text{ ins} \to \text{tabulate} (\text{flip lookup} \text{ ins} \circ \text{flip lookup} p) \\
& \_\gg\_A_ = \text{flip}_o' \\
& \_\parallel\_A_ = \lambda f_1 f_2 \to \text{uncurry}'_+ + + \circ \text{mapX} f_1 f_2 \circ \text{splitAt}' _- \\
\end{align*}
\]

**Listing 8** Simulation semantics algebra for combinational circuits.

### 4.1 Combinational Simulation

As a particular example of such a compositional semantics, we defined *executable* simulation for II-Ware circuit models, which maps circuits to the domain of Agda functions. This semantics is *executable* in the sense that, by applying the function obtained using the semantics to an input, the same output should be calculated as if the circuit had been implemented in hardware and run.

When getting the simulation semantics of a combinational circuit, we want to obtain a function between appropriately-sized words, that is, a circuit of type \( \mathbb{C} i o \) should result in a function of type \( W i \to W o \). Thus the carrier type for the combinational simulation algebra is:

\[
\begin{align*}
W &\to W : \mathbb{N} \to \mathbb{N} \to \text{Set} \\
W &\to W m n = W m \to W n \\
\end{align*}
\]

With the appropriate carrier defined, we get a very simple type and definition for the combinational simulation function:

\[
\begin{align*}
\llbracket \_ \rrbracket : & \forall \{i o\} \to C \{\sigma\} i o \to W \to W i o \\
\llbracket \_ \rrbracket &= \text{cataCo simulation}\sigma \\
\end{align*}
\]

Notice how the type of the semantic function requires the interpreted circuit to be combinational (it must be indexed by \( \sigma \)). In this way, the algebra used (simulation\(\sigma\)) does not have a field for the DelayLoop case. We show on Listing 8 the definitions for each of the fields in the algebra (simulation\(\sigma\))\(^1\).

The cases for sequential (\(\_\gg\_A\)) and parallel composition (\(\_\parallel\_A\)) rely, respectively, on function composition and mapX over products. Sequential circuit composition is evaluated simply as flipped composition of the functions obtained from evaluating the subcircuits. For parallel composition, the simulation behaviour is to split the input at the appropriate index, pass each of the parts to the functions obtained from evaluating the subcircuits, and

\(^1\) It is useful to note Agda’s convention of adding primes to the names of non-dependent functions (uncurry\('', \_o'\))
concatenate the results. In the case of fundamental gates, we simply rely on that gate’s specification function. This leaves the most interesting definition to be explained: PlugA.

In the case of a Plug, we build the output word pointwise by using tabulate. The tabulate function from Agda’s standard library “fills” a (Vec A n) by evaluating a given function of type (Fin n → A) on all points of its domain. In our case, each of these points is an output index (element of Fin o). First, we lookup the output index in the plug mapping p, obtaining the corresponding input index. Then we use this index to lookup the input word and place the correct Atom on the output.

Let’s now consider a simple example circuit, its simulation semantics and the involved types, to better understand how all these definitions fit into place. We consider a two-input NAND gate (XNAND), with the following type and definition:

\[
\begin{align*}
\forall \{ s \} \to C \{ s \} & \to C \\
\forall \{ s \} \to C \{ s \} & = \neg C \\
\end{align*}
\]

The gate is described using two-input conjunction (\(\land C\)) and one-input negation (\(\neg C\)) as building blocks, and these pieces come from the library of fundamental gates that we are using (BoolTrio). By evaluating XNAND we then obtain the following function:

\[
[ XNAND ] : W \to W \\
[ XNAND ] = \lambda \{ (x, y) \mapsto \text{not}(x \land y) \}
\]

The verification of circuits and circuit generators will be discussed in detail in Section 5. But it is already clear that it will rely heavily on laws involving vectors, as well as algebraic properties of the fundamental gates and plugs used in the design.

4.2 Sequential Simulation

Sequential circuits are those in which their output at any given instant may depend not only on a combination of the input at the same instant, but on the sequence of previous inputs.

In Π-Ware, we model only the discrete time domain, and therefore a circuit’s input signal\(^2\) is piecewise constant (as well as its output signal). Because of this characteristic, we can model both input and output signals as Streams\(^3\), in which each element of the Stream is a word.

Perhaps the simplest example of a circuit with internal state is shift. This circuit will output at any clock cycle \(t\) the value present on its input at the preceding cycle. The architecture of shift consists simply of one DelayLoop and one Plug:

\[
\begin{align*}
\text{shift} : & \ C \{ s \} \to C \\
\text{shift} = & \ \text{DelayLoop} \ \text{swap} \ X_1
\end{align*}
\]

\(^2\) By signal we mean a function over the time domain.
\(^3\) A stream is an infinite list, i.e., a list without the Nil constructor.
The expected behaviour of \texttt{shift} exemplifies why the type of \texttt{Atoms} (values that can be carried over II-Ware wires) needs to be not only finite but also \textit{inhabited}. The \texttt{shift} circuit will put out the value present at its input on the \textit{previous} clock cycle. On the zeroth clock cycle, however, there is no \textit{previous} cycle, and thus there must be some default value to be put out.

To discuss the semantics of \texttt{shift}, we first note that the type of \texttt{shift} is tagged by $\omega$ (omega), and for circuits with $\omega$ in their type, we must use the \textit{sequential simulation semantics} ($\llbracket \cdot \rrbracket_\omega$). In the specific case of \texttt{shift}, the function obtained via the sequential simulation semantics will have the following type:

$$\llbracket \texttt{shift} \rrbracket_\omega : \text{Stream} (W \mathbf{1}) \rightarrow \text{Stream} (W \mathbf{1})$$

The function obtained via $\llbracket \cdot \rrbracket_\omega$ consumes and produces a \texttt{Stream} of adequately-sized words. To explain in detail how the sequential semantics is actually defined, however, we have to mention a key distinction between digital circuits and stream functions in general: An unconstrained stream function (that is, an arbitrary element of type $\text{Stream} A \rightarrow \text{Stream} B$) can (possibly) \textit{look into the future}. Considering \texttt{Streams} over the discrete time domain, one simple example of stream function that “looks into the future” is \texttt{tail}.

\begin{align*}
tail : \forall \{A\} \rightarrow \text{Stream} A \rightarrow \text{Stream} A \\
tail (\mathbf{in}_0 :: \mathbf{in}_{1+}) &= \mathbf{♭} \mathbf{in}_{1+}
\end{align*}

The element at position 0 in the output of \texttt{tail} depends on the input at position 1, and so forth. Sequential circuits clearly cannot show this behaviour (at least not if we want to physically implement them). As we want our sequential circuits to be synthesizable to actual hardware, we should ensure that our semantics will only ever produce causal stream functions.

One way to define a causal stream function is as the unfolding of a function producing only the next output, given the current and past inputs. We call these functions causal step functions, and they are defined as follows:

$$\_ \Rightarrow_{\text{c}} : \forall \{l_1 l_2\} (A : \text{Set} l_1) (B : \text{Set} l_2) \rightarrow \text{Set} (l_1 \uplus l_2)$$

$$A \Rightarrow_{\text{c}} B = \Gamma_{\text{c}} A \rightarrow B$$

The symbol $\Gamma_{\text{c}}$ means causal context, and it is defined simply as a non-empty list ($\text{List}^+$), that is, a pair of the head (current value) with a possibly-empty tail (past values).

$$\Gamma_{\text{c}} : \forall \{l\} (A : \text{Set} l) \rightarrow \text{Set} l$$

$$\Gamma_{\text{c}} = \text{List}^+$$

Coming back to the definition of simulation semantics for sequential circuits, we can now establish the carrier type for the algebra of sequential circuits as being a causal step function between words of the appropriate length. Then, the causal simulation of a circuit is defined as a catamorphism over $C$ with the simulation algebra:

$$W \Rightarrow_{\text{c}} W : \forall i o \rightarrow \text{Set}$$

$$W \Rightarrow_{\text{c}} W i o = W i \Rightarrow_{\text{c}} W o$$

$$\llbracket \cdot \rrbracket_{\text{c}} : \forall \{i o\} \rightarrow C i o \rightarrow W \Rightarrow_{\text{c}} W i o$$

$$\llbracket \cdot \rrbracket_{\text{c}} = \text{cata}_C \{\text{a}_\sigma = \text{simulation}_{\text{c}}\}$$

\textbf{II-Ware: Hardware Description and Verification in Agda}
simulationc : CA \{W\to W\} \{W\to cW\}

\[
\text{simulationc} = \text{record} \quad \begin{cases} 
\text{GateA} = \lambda g \to \text{GateA} \sigma \circ \text{head} \\
\text{PlugA} = \lambda f \to \text{PlugA} \sigma \circ \text{head} \\
\_⟩\text{A}_\_ = \lambda f_1 f_2 \to \text{uncurry'} - + _ + - \circ \text{map}^+ f_1 \circ \text{unzip}^+ \circ \text{splitAt}^+ \\
\_∥\text{A}_\_ = \lambda f_1 f_2 \to \text{uncurry} _++_ \circ \text{map}^+ f_1 f_2 \circ \text{unzip}^+ \circ \text{splitAt}^+ \\
\text{DelayLoopA} = \lambda \{\_\} \circ \text{take} \circ \text{delay} \circ f
\end{cases}
\]

where \(\text{open CoA simulation\sigma using () renaming (GateA to GateA\sigma; PlugA to PlugA\sigma)}\)

Listing 9 Simulation semantics algebra for sequential circuits.

Listing 9 shows the \(\text{simulationc}\) record. Note how the the definitions packed inside of \(\text{simulation}\sigma\) are made available for use by \(\text{open}\)-ing the corresponding module in the \(\text{where}\) block.

In the case of \(\text{GateA}\) and \(\text{PlugA}\) we simply take the present value from the causal context and pass it to the corresponding combinational field (\(\text{GateA}\sigma\) and \(\text{PlugA}\sigma\)), while the sequence (\(\_⟩\text{A}_\_\)) and parallel (\(\_∥\text{A}_\_\)) cases are a bit more involved.

To understand the \(\_⟩\text{A}_\_\) case, first notice that each of the parameters \(f_1\) and \(f_2\) is a causal step function. The \(\text{pasts}\) function takes the causal context and produces a (non-empty) list of all of its tails: essentially, each element from this list is a causal context viewed from a given moment. We then \(\text{map}^+\) the \(f_1\) function over each of these pasts, producing a list in which each element is the next output considering that given past. Finally, the result of mapping is fed as the causal context of \(f_2\).

The definition for the parallel case (\(\_∥\text{A}_\_\)) is somewhat similar to the combinational one. We also split the input at the appropriate point and use \(\text{mapX}\) to apply \(f_1\) and \(f_2\) to each part of the product. However, \(\text{splitAt}^+\) works pointwise over the causal context, thus the need to use \(\text{unzip}^+\) in order to make the list of pairs into a pair of lists.

Perhaps the most important case in the sequential simulation algebra is \(\text{DelayLoopA}\). The \(\text{delay}\) function transforms the regular word function (which takes \(l\) extra wires) into a causal step function, which depends on the history of inputs instead of the current state. According to this semantics, a circuit built with \(\text{DelayLoop}\) corresponds to a Mealy machine, where the state has size \(l\), and the combinational circuit inside of it calculates both the next output and the next state.

By calling our causal semantic function (\(\_\_\_c\)) over a circuit we obtain a causal step function. Then, by just unfolding this step function we obtain the causal stream function which is actually the user-facing type for the simulation of sequential circuits:

\[
\begin{align*}
\_\_\_\omega : & \forall \{i o\} \to C \circ o \to (\text{Stream} (W i) \to \text{Stream} (W o)) \\
\_\_\_\omega = & \text{runc} \circ \_\_\_c
\end{align*}
\]

In contrast with the type of \(\_\_\_\) (the combinational semantics), the type of \(\_\_\_\omega\) makes no requirement on how the circuit parameter should be indexed. This means that the sequential semantics can be used to obtain a stream function from both sequential and combinational circuits. In the case of evaluating a combinational circuit using \(\_\_\_\omega\), the obtained stream function just applies the calculation performed by the circuit pointwise on the stream (ignoring the past).

5 Verification

\(\Pi\)-Ware also allows for the verification of circuit models. The kind of properties that can be stated and verified depends on the semantics being used. With \(\Pi\)-Ware in its current form,
we can express mainly *functional* specifications, that is, those related to the input/output characteristics of the circuit. Furthermore, due to the embedding in a dependently-typed language, Π-Ware allows for both *testing* of any specific circuit, as well as *proofs* of correctness for *circuit generators*.

Tests and proofs can be written which check constraints on the outputs or witness arbitrary relations between the inputs and outputs of a circuit. In particular, the Design Under Test (DUT) can be verified to have the same input/output behaviour as an Agda function *assumed to be correct*. Also, we have defined a notion of *extensional equivalence* between circuits, allowing us to prove algebraic properties of circuit constructors and combinators, as well as to define provably-correct semantics-preserving circuit transformations.

### 5.1 Testing

Testing can be used by a designer to *gain confidence* in the functional correctness of a model early in the design process, before attempting to write proofs in their full generality. Writing test cases can also be a useful way to capture requirements from whoever commissioned the circuit, thus aiding in *validation*.

Using only the simulation functions (\(_J_{\text{K}}\) and \(_J_{\text{K}}\_c\)), *manual* test cases can already be written: this method is usually called *unit testing*. These are some examples of unit tests for a two-input *mux* (the leftmost boolean in the input vector being the *selection* bit):

\[
\begin{align*}
\text{test-mux}_1 & : \text{mux} (\text{false} :: (\text{true} :: \text{false} :: [])) \equiv \text{true} \\
\text{test-mux}_1 &= \text{refl} \\
\text{test-mux}_2 & : \text{mux} (\text{true} :: (\text{true} :: \text{false} :: [])) \equiv \text{false} \\
\text{test-mux}_2 &= \text{refl}
\end{align*}
\]

Unit testing is useful, but we can do better, thus the focus of this subsection is on Π-Ware’s facilities to help *test automation*. For circuits with inputs and outputs of small size, verification via *exhaustive checking* is feasible, and our ultimate goal is to make this as automatic and concise as possible.

The first step of abstraction from manually-written test cases is to have an Agda function serving as specification of the circuit behaviour. This means that, for any possible input to the circuit, evaluating the function with this input will produce an output assumed to be correct.

Continuing with our *mux* example, let’s check its correctness by comparing it with a specification function. First of all, the simulation semantics of *mux* (the leftmost boolean in the input vector being the *selection* bit):

\[
\text{ite} : \text{W} 3 \rightarrow \text{W} 1
\]

Looking at this type, and thinking about the expected behaviour of *mux* (*selecting* one of two inputs), a reasonable candidate for specification is as follows:

\[
\begin{align*}
\text{ite} & : \text{W} 3 \rightarrow \text{W} 1 \\
\text{ite} (s :: a :: b :: []) &= \text{[ if } s \text{ then } b \text{ else } a \text{ ]}
\end{align*}
\]

The first required task for automatic exhaustive checking is to *generate* all possible values of the circuit’s input type. For this, we need the input type to have an instance of the *Finite* record, which embodies a *bijection* between the type in question and *Fin* *n*. The definition of *Finite* is shown in Listing 10.
record Finite {l} (A : Set l) : Set l where
  field #A : ℕ
  mapping : A ↔ Fin #A

open Inverse' mapping public

Listing 10 The Finite record.

There are some instances of Finite defined in the Π-Ware library for primitive types (amongst which Bool), along with products, sums and vectors. Specifically, the input type of \([ \text{mux} \]) is W 3 (equal to Vec Bool 3), so the necessary Finite instance relies on the pre-defined instances for vectors and booleans.

Having a way to generate all values of a type, we can create a vector containing all of them. More interestingly, we can create a (heterogeneous) vector containing all of the proofs \(\{P(x_1), P(x_2), \ldots, P(x_n)\}\) for all the elements \(x_n\) of a type \(A\) given a certain predicate \((P : A \rightarrow \text{Set})\).

By using its bijection with Fin \(n\), we can have a ∀-introduction rule for any Finite type.

∀-Finite : ∀ \{l\} \{A : Set l\} \{P : A \rightarrow \text{Set}\} \{ps : \text{vec}↑(\text{tabulate } (P \circ \text{from } \{\text{fin}\}))\} \rightarrow (∀ (x : A) \rightarrow P x)

The ∀-Finite function takes an implicit parameter \((ps)\) containing the aforementioned heterogeneous vector of proofs. This parameter can be implicit because each of the vector’s elements reduces to \((\text{tt} : \top)\) (if the predicate holds), and the whole “vector” reduces to a nested pair of units. Agda’s definition of both pairs and the unit type as a record, combined with the η-rule for records, ensure that the value of \(ps\) can be guessed.

Now, our final goal is to have exhaustive checking of circuit behaviour, so we need a ∀-introduction rule for the type of circuit inputs and outputs – Vec Atom \(n\), abbreviated as W \(n\). We know that Vec \(A\ n\) is Finite whenever \(A\) also is (proof omitted here), and combining this knowledge with the previous definition of ∀-Finite we arrive at the desired ∀-W rule (∀-introduction for words):

∀-W : ∀ \{n\} \{P : W n \rightarrow \text{Set}\} \{ps : \text{vec}↑(\text{tabulate } (P \circ \text{fromFinite } \{\text{Finite-W}\}))\} \rightarrow (∀ (w : W n) \rightarrow P w)

In particular, we can then simply use ∀-W to prove properties involving all possible inputs of a circuit. The property in which we are interested is whether a circuit and a given specification function agree on a certain input.

\(\_\sqsubseteq\_\text{at}_\_\_ : ∀ \{i o\} \{c : \text{C} \{\sigma\} i o\} \{f : W i \rightarrow W o\} \rightarrow (W i \rightarrow \text{Set})\)
\(c \sqsubseteq? f \text{ at } w = T [c] w \sqsubseteq W (f w)\)

The statement \((c \sqsubseteq? f \text{ at } w)\) can be read as “\(c\) complies with \(f\) at input \(w\)”. This relation relies on a decidable equality over output words of the checked circuit \(_\sqsubseteq W_\_), and uses it to compare the results obtained by running the circuit simulation and the specification function. In the definition of \(_\sqsubseteq?\_\text{at}_\_\_, the call to [\_] serves only to transform the value returned by \(_\sqsubseteq W_\_) into a Bool, which is then further transformed by T into a Set (either T or ⊥).
To put the last pieces of the puzzle together we call $\forall$-$W$, passing the relation just defined (partially applied) as the predicate to be exhaustively checked. In this way we obtain the function we ultimately wanted: $\text{check}_W$.

$\text{check}_W : \forall \{ i \ o \} \ (c : C \ i \ o) \ (f : W \ i \to W \ o) \ \{ ps : \text{vec}\ (\text{tabulate} \ (c \ ? \ f \ \text{at}_\circ \ \text{fromW} \ i))\} \to c \ ? \ f$

This function performs automatic exhaustive checking to verify that a circuit complies with a given specification. It is feasible to use $\text{check}_W$ for verification of small circuits such as mux, or for small parts of bigger designs (parts with few ports). For bigger designs, and in particular to verify circuit generators, we need to resort to manually-written proofs.

5.2 Proofs

The key advantage brought to verification by using a dependently-typed language is that properties can be proven not only of any specific circuit, but of circuit generators. Circuit generators are parameterized definitions from which for each value of the parameter, a different circuit can be derived.

The term “circuit generator” itself comes from the Lava [2] EDSL, but the idea of parameterized definitions is at least as old as VHDL’s generics [13]. The parameters of these circuit generators are usually structural properties of the circuit, such as the sizes or amount of inputs and outputs of a circuit. Another example would be configuring how many clock cycles does the input get delayed in a shift register.

Usually, these definitions will be recursive, and thus the proofs of statements involving these generators will then be performed by induction. A circuit generator $\text{muxN}$, that selects between two inputs of size $n$ each, has the following type and definition:

$$\text{muxN} : \forall n \ {s} \to C \ {s} \ (1 + (n + n)) \ n$$

$$\text{muxN} \ \text{zero} = \text{nilX}$$

$$\text{muxN} \ \text{(suc n)} = \text{adaptX} \ n \ \text{??} (\text{mux} \parallel \text{muxN} \ n)$$

For a given value of the parameter $n$, this definition produces a circuit with input size $1 + (n + n)$ (1 selection bit, plus $n$ bits for each input) and output size $n$. The base case is a circuit with one input and zero outputs, and that matches the size of the empty plug ($\text{nilX}$). In the recursive case, we connect the 2-input $\text{mux}$ and the recursive call ($\text{muxN} \ n$) in parallel, and we need a $\text{Plug}$ (called $\text{adaptX}$) to make the right wires meet the right ports.

$$\text{adaptX} : \forall n \ {s} \to C \ {s} \ (1 + ((1 + n) + (1 + n))) \ ((1 + 1 + 1) + (1 + (n + n)))$$

The diagram on Figure 2 shows exactly how $\text{adaptX}$ forks the selection bit and rearranges the remaining wires appropriately.

As already mentioned before, the choice of specification function has a significant impact on the proof of correctness for a circuit. In the case of $\text{muxN}$, the specification is $\text{iteN}$:

$$\text{iteN} : \forall n \to W \ (1 + (n + n)) \to W \ n$$

$$\text{iteN} \ \text{zero} = []$$

$$\text{iteN} \ \text{(suc n)} \ (_{::} \ ab) \ \text{with} \ \text{splitAt} \ \text{(suc n)} \ \text{ab}$$

$$\text{iteN} \ \text{(suc n)} \ _{::} (a + + b) | a , b , \text{refl} = \text{if s then b else a}$$
In `iteN`, the tail of the input is split into two equal parts and we use `if_then_else_` to choose (based on the selection bit), which of the two parts will be the output.

The functional correctness property that we are interested in is the pointwise equality of the specification function for a circuit and the function obtained via the simulation semantics, that is, both functions have to agree on all inputs. This relation is abbreviated with the name \( \sqsubseteq \), where a statement \( (c \sqsubseteq f) \) can be read as “\( c \) complies with \( f \)”.

In the case of our `muxN` example, the proof of compliance will need to follow the same induction pattern used to define the specification (`iteN`) itself. Namely, we need to pattern match on \( n \) and do case analysis on the result of splitting the tail of the input.

\[
\begin{align*}
\text{muxN} &\sqsubseteq \text{iteN} : \forall n \to \text{muxN} \, n \sqsubseteq \text{iteN} \, n \\
\text{muxN} &\sqsubseteq \text{iteN} \, \text{zero} \, (\_ :: []) = \text{refl} \\
\text{muxN} &\sqsubseteq \text{iteN} \, (\text{suc} \, n) \, (\_ :: ab) \quad \text{with} \quad \text{splitAt} \, (\text{suc} \, n) \, ab \\
\text{muxN} &\sqsubseteq \text{iteN} \, (\text{suc} \, n) \, (s :: (a ++ b)) \mid a, b, \text{refl} = \text{muxN} \sqsubseteq \text{iteN'}
\end{align*}
\]

Unfortunately, the full proof of `muxN \sqsubseteq \text{iteN}` is a bit too long to be completely analyzed here (we abbreviate at `muxN \sqsubseteq \text{iteN'}`). The proof relies of course on the proof of correctness for `mux` (the basic circuit with type \( \mathbb{C} \, 3 \, 1 \)). It also relies on properties of the `adaptX` plug, ensuring that it’s semantics essentially rearranges the input word in the appropriate way.

### 5.3 Connection Patterns

We are interested not only in proving properties of circuits in isolation, but also about the behaviour of so-called connection patterns\(^4\). Connection patterns are just functions taking circuits as inputs and producing circuits as outputs. Typically they use the constructors of \( \mathbb{C} \) to connect their arguments in a certain fashion, thus the name.

A (very simple) example of connection pattern is `parsN`, which connects \( n \) copies of a given circuit in parallel. The type and definition of `parsN` are:

\[
\begin{align*}
\text{parsN} : \forall \{ k \, i \, o \, s \} \to \mathbb{C} \, \{ s \} \, i \, o \to \mathbb{C} \, \{ s \} \, (k \, * \, i) \, (k \, * \, o) \\
\text{parsN} \, \{ k \} \, \{ i \} \, \{ o \} \, c = \text{subst}_2 \, \mathbb{C} \, (\text{*-sum-replicate} \, k \, i) \, (\text{*-sum-replicate} \, k \, o) \\
\quad (\text{pars} \, \text{replicate}_2 \, \{ n = k \} \, c)
\end{align*}
\]

Notice how the input and output sizes of the combined circuit are statically guaranteed to be correct, as they are calculated from the input/output sizes of the circuit passed as parameter. This definition (`parsN`) is a special case of a more general pattern: instead of

---

\(^4\) This name comes from Lava as well.
replicating the same circuit $n$ times, we can connect a whole vector of (different) circuits in parallel. This is achieved by $\text{pars}$:

$$\text{pars} : \forall \{n \ s\} \ {\is os : \text{Vec} \ \mathbb{N} \ n} \ {\cs : \text{Vec}_{2} (\ C \ {s}) \ \is os} \ \to \ C \ {s} \ \{\text{sum} \ \is\} \ \{\text{sum} \ os\}$$

$$\text{pars} \ {\is = \ []} \ \{[]} \ \{nil\} = \text{nil}\times$$

$$\text{pars} \ {\is = \ _ :: \ _} \ \{_ :: \ _} \ \{c :: \! :l \ cs\} = \ c \ \| \ \text{pars} \ \cs$$

As the parameter of $\text{pars}$ we need a special kind of vector, ensuring that only elements of types built with a given type constructor ($C$) can be present in the vector. This special kind of vector is $\text{Vec}_{2}$, what we call an *index-heterogeneous vector*.

Another case of basic connection pattern is $\text{seqsN}$, taking a circuit and connecting $n$ copies of it in sequence:

$$\text{seqsN} : \forall k \ {\{s \ \io\}} \ \to \ C \ {s} \ \{\io \ \io\} \ \to \ C \ {s} \ \{\io \ \io\}$$

$$\text{seqsN} \ k = \text{seqs} \ \circ \ \text{replicate} \ \{n = k\}$$

Notice how the input and output sizes of the argument circuit are the same ($\io\io$). This is because the $\_ :: \_ \_\_\_\$ constructor forces the output size of a circuit in this sequence to match the input size of the next.

Also $\text{seqsN}$ is a special case of a general pattern: connecting a vector with $n$ circuits in sequence. For this connection to be even possible, we need the input/output sizes of the circuits in the vector to be *pairwise compatible*. This means that for each circuit, its output size must be equal to the input size of the next. To this end, we adapt the work done on *type-aligned sequences* [22] to a dependently-typed setting.

We are currently working on establishing lemmas about the behaviour of these connection patterns in order to make proofs involving their usage simpler. For example, the simulation behaviour of $\text{seqsN}$ can be shown to be that of the iterate function, that is:

$$\forall \ w \ \to \ [] \ \text{seqsN} \ k \ c \ w \ \equiv \ \text{iterate} \ k \ [] \ c \ w$$

Furthermore, we are also working on expressing connection patterns as folds over the underlying (indexed heterogeneous) vectors, as that would allow for more general and powerful laws.

### 5.4 Circuit Equivalence

Until now we have talked about relations between a circuit and a function — such as the comply with relation (i.e. “$c \sqsubseteq f$”). However, it is also very important to have an *equivalence relation* between circuits themselves. Given a properly-defined such relation, we can then have at our disposal laws like “$c \ \equiv \ \text{id} \times c$”, allowing for *provably safe* circuit optimizations.

We have defined such a notion of circuit equivalence up-to-simulation for combinational circuits, and a similar notion (and laws) for sequential circuits is left for future work. In this section we explain the several iterations we have gone through until achieving the current definition of circuit equivalence, correcting a small issue at each step. In the most naïve and first attempt, we just require identical inputs and compare the outputs of simulating both circuits using (propositional) equality.

---

5 More specifically, $\text{Vec}_{2}$ only handles type constructors with two indices.
circuits with propositionally equal. The new definition of circuit equivalence looks as follows: 

\[
_{\equiv}\text{c} : \forall \{i\} \{o\} (c_1 c_2 : C i o) \to \text{Set}
\]

\[
c_1 \equiv c_2 = \forall w \to [c_1] w \equiv [c_2] w
\]

This definition is very unsatisfactory though, because it can only be used to compare circuits with definitionally equal indices, i.e., we cannot compare \((c_1 : C 1 n)\) with \((c_2 : C 1 (n + 0))\). The first improvement over this definition is to use vector equality to compare the outputs. The notion of semi-heterogeneous vector equality \(_{\equiv}\) is defined in Agda’s standard library and it considers two vectors equal whenever the elements are propositionally equal. The new definition of circuit equivalence looks as follows:

\[
_{\equiv}\text{c} : \forall \{i\} \{o\} \to C i o \to C i o \to \text{Set}
\]

\[
c_1 \equiv c_2 = \forall w \to [c_1] w \equiv [c_2] w
\]

While now the problem of word size \((n + 0\) vs. \(n\)) has been solved for the outputs, the issue remains for the input: we cannot yet compare "vector equal" inputs, both circuits will generate "vector equal" outputs:

\[
_{\equiv}\text{c} : \forall \{i\} \{o\} \to C i o \to C i o \to \text{Set}
\]

\[
_{\equiv}\text{c} \{i\} \{\_\} \{\_\} c_1 c_2 = \forall \{w_1 : W i\} \{w_2 : W i\} \to w_1 \equiv w_2 \to [c_1] w_1 \equiv [c_2] w_2
\]

This is the definition that almost gets us there. It has a big problem, though: it’s unsound. Very easily we can construct a term of type \((c_1 \equiv c_2)\) simply by making sure the hypothesis is false. A simple example of a term that should be banned by \(_{\equiv}\) but is allowed is the following:

\[
_{\equiv}\text{unsound} : (c_1 : C 0 0) (c_2 : C 1 1) \to c_1 \equiv c_2
\]

To solve this issue, we make an extra requirement for two circuits to be considered equal. Now, not only vector equal inputs must lead to vector equal outputs, but also there must be a proof that the sizes of the input words are propositionally equal.

\[
data _{\equiv}\text{c}\{i\} \{o\} : C i o \to C i o \to \text{Set} where
\]

\[
\text{refl} : \{c_1 : C i o\} \{c_2 : C i o\} (\equiv : c_1 \equiv c_2) \to c_1 \equiv c_2 \\rightarrow c_1 \equiv c_2
\]

Besides the requirement over sizes of inputs, we also implement this relation as a datatype (instead of a Set-valued function). This allows us to pattern-match on the arguments of the \text{refl} \equiv constructor, which is needed when proving lemmas about \(_{\equiv}\) (for example, symmetry and transitivity).

With \(_{\equiv}\), we arrive at the definition of circuit equivalence used to state algebraic properties of circuit constructors and combinators, and also in the case study discussed in Section 6. For extra convenience, we packed up \((C, _{\equiv}\text{c})\) into an indexed setoid structure, and we added to Agda’s standard library some facilities for \textit{equational reasoning} with indexed setoids. All in all, this allows proofs about circuit equivalence to be written in a very nice-looking style. A good example of such a proof can be seen in Listing 12 of Section 6.
6 Case Study: Parallel Prefix Circuits

In order to put in practice the definitions of Π-Ware we decided to perform a case study involving parallel prefix circuits. Parallel prefix circuits are a wide family of circuit architectures that compute *scans*, that is, given a binary operator $\oplus$ and a vector of inputs $[x_0, x_1, x_2, ..., x_n]$, it calculates the output vector $[x_0, (x_0 \oplus x_1), (x_0 \oplus x_1 \oplus x_2), ..., (x_0 \oplus ... \oplus x_n)]$.

When talking about parallel prefix circuits, we always assume that the binary operator $\oplus$ is *associative*, thus allowing different parts of the output to be calculated in parallel. In Figure 3 we show an example of a circuit utilizing maximal parallelism to calculate a scan with 8 inputs.

In this style of diagram, the data flows from top to bottom, each black dot is a forking point for wires and each white circle is an occurrence of the binary operator. Our case study was heavily influenced by the paper “An Algebra of Scans” [12]. In this paper, the author defines a set of primitives and combinators from which any scan circuit can be built, then proves their algebraic properties.

Our work consisted of formalizing the same primitives and combinators using Π-Ware, and proving the same basic algebraic facts about these combinators. Also, we formalized what exactly means to be a scan circuit, and proved that applying scan combinators to scan circuits will result in a scan.

Several of the primitives and combinators defined in the original paper [12] match exactly those present in Π-Ware, amongst them sequential ($\_\mathbf{\rangle\langle}_\_\_\$) and parallel composition ($\_\mathbf{\parallel}_\_\_\$) along with the identity plug ($\text{id}_\mathbf{\langle\rangle}$). This coincidence makes the case study especially fruitful, as several of the basic algebraic properties assumed in the original paper could be proved in Π-Ware. For example, sequential combination ($\_\mathbf{\rangle\langle}_\_\_\$) forms a monoid of circuits, with $\text{id}_\mathbf{\langle\rangle}$ as identity:

\[
\begin{align*}
\mathbf{\rangle\langle}}\text{-left-identity} : & \forall \{i o\} (c : \mathbb{C} i o) \to \text{id}_\mathbf{\langle\rangle} \mathbf{\rangle\langle} c \equiv c \\
\mathbf{\rangle\langle}}\text{-left-identity} c = & \equiv \equiv \equiv \text{(from-≡ o cong} \{c\} \circ \text{id}_\mathbf{\langle\rangle}_\text{id})
\end{align*}
\]

\[
\begin{align*}
\mathbf{\rangle\langle}}\text{-assoc} : & \forall \{i m n o\} (c_1 : \mathbb{C} i m) (c_2 : \mathbb{C} m n) (c_3 : \mathbb{C} n o) \to (c_1 \mathbf{\rangle\langle} c_2) \mathbf{\rangle\langle} c_3 \equiv c_1 \mathbf{\rangle\langle} c_2 \mathbf{\parallel}_\_\_ c_3 \\
\mathbf{\rangle\langle}}\text{-assoc} c_1 c_2 c_3 = & \equiv \equiv \equiv \text{(from-≡ o λn → refl)}
\end{align*}
\]

In fact, the need to state and prove these basic algebraic laws was what led us to develop the notion of circuit equivalence (Section 5.4) in the first place. We predict that such algebraic structures over circuits will be important when reasoning about circuit transformations and synthesis. For example, the identity laws for $\text{id}_\mathbf{\langle\rangle}$ allow us to remove such plugs from any circuit, while being certain that the functional behaviour will not change.
The concept of scan circuit itself was formalized by defining a “prototype” scan, which was assumed to be correct. This definition is very inefficient (in terms of gate usage and also in depth), but has a very simple inductive definition:

\[
\begin{align*}
\text{scan} : \forall n \rightarrow \mathbb{C} n n \\
\text{scan zero} &= \text{id} \times 0 \\
\text{scan (suc zero)} &= \text{id} \times 1 \\
\text{scan (suc (suc n))} &= \text{scan (suc n)} \parallel \text{id} \times 1
\end{align*}
\]

Besides the parts already mentioned (\(\_\parallel\_\_\), \(\_\parallel\_\_\)), here we also use the \textit{fan} primitive. A term “fan \(n\)” has type \(\mathbb{C} n n\), and calculates \([x_0, (x_0 \oplus x_1), (x_0 \oplus x_2), \ldots, (x_0 \oplus x_n)]\). The diagram in Figure 4 illustrates the structure of “\textit{scan 3}”.

Using this specification, we could prove that several different architectures all indeed compute a scan. The proofs rely on the fact that all of these architectures are built by combining smaller scans into bigger ones.

Namely, we defined in \(\Pi\)-Ware the \textit{sequential scan combinator} (called \(\_\square\_\)) and the \textit{parallel scan combinator} (called \(\_\parallel\_\)). The sequential scan combinator connects the last output of its first argument into the first input of the second argument. For the parallel combinator both scan circuits are put side-by-side, and an extra \textit{fan} connects the last output of the first argument to all inputs of the second.

Having defined those combinators, we then proved that their definitions indeed satisfy their namesake property: whenever given scans as arguments, they produce a scan as output:

\[
\begin{align*}
\square\text{-law} : \text{scan (suc m)} \square \text{scan (suc n)} & \equiv \text{scan (m + suc n)} \\
\parallel\text{-law} : \text{scan (suc m)} \parallel \text{scan n} & \equiv \text{scan (suc m + n)}
\end{align*}
\]

As an example of a proof involving lots of these algebraic properties, we show the correctness of a \textit{serial scan}. A serial scan is a parallel prefix circuit of maximal depth, as it makes no use of parallelism at all, and it has the structure shown in Figure 5.

The \(\Pi\)-Ware description for \textit{serial} is pretty simple and makes essential use of the parallel scan combinator (\(\_\parallel\_\)). The code for \textit{serial} is shown in Listing 11

Finally, we prove that \textit{serial} does indeed compute a scan. The proof (Listing 12) relies on the key fact that \(\_\parallel\_\) preserves scans. Furthermore, it relies on the fact that \(\_\parallel\_\) is a congruence with regards to circuit equivalence, and that two calls of \textit{scan} with equal arguments will be equivalent (\textit{scan-cong}).
serial-is-scan : ∀ n → serial n ≋ scan n
serial-is-scan zero = ≋-refl
serial-is-scan (suc zero) = id X₁ ≋ scan₁
serial-is-scan (suc (suc n)) = begin
  serial (suc (suc n))
  ≋() - definition of serial (suc (suc n))
  serial (suc n) ▷ id X₁
  ≋( serial-is-scan (suc n) ▷ cong id X₁ ≋ scan₁ )
  scan (suc n) ▷ scan₁
  ≋( ▷-law n 1 )
  scan (suc n + 1)
  ≋( scan-cong (cong suc (+-comm n 1)) )
  scan (suc (suc n))
 ∎.

7 Discussion

7.1 Related Work

There are numerous languages for hardware description; there is a wide variety of techniques that may be used for hardware verification, including the usage of automatic theorem provers, SAT solvers, model checking, and interactive theorem provers, notably HOL [7].

Systems such as ACL2 have been used to prove correctness of entire microprocessors [14], and the maturity of the ACL2 and HOL ecosystems is clearly visible in the highly optimized engines and large scale of some of the formalization efforts done using these languages. One of the key differences with our approach is the use of a typed higher-order host language, with which we can also have higher-order specifications for connection patterns. For example, the behaviour of the parsN pattern is equivalent to a functorial map over vectors.

The field of formal methods and functional programming applied to hardware design is indeed a crowded one, thus rather than attempt to survey these fields here, we will restrict ourselves to the most closely related work. There has been a great deal of work in the last thirty years marrying functional programming and hardware design, leading to languages such as Lava [2], Hawk [16], Wired [1] and ForSyDe [19]; Sheeran [21] gives an excellent
overview. When comparing Π-Ware to these other DSLs, the overarching theme is the use by Π-Ware of a host language in which stronger static guarantees are provided and in which circuits and proofs live side-by-side.

Specifically when comparing Π-Ware and Lava, we can say:

- Lava uses observational sharing as a binding technique, while Π-Ware is combinator-based.
- Lava verification uses external tools, while Π-ware circuits and proofs share a language.
- In Lava, only specific instances of a circuit generator can be verified, while Π-ware exploits the inductive structure of generators for verifying the generators themselves.

ForSyDe is still closely related to Π-Ware in terms of its goals, but much less closely than Lava. It offers similar verification facilities to those of Lava (using external model checking tools), so the same comparison applies. However, ForSyDe offers a different “front-end” to the user, by using reflection features of Haskell (namely quasi-quoters). Another considerable restriction on ForSyDe is that the set of types supported as inputs and outputs of circuits is very restricted (booleans, sequences, tuples), and cannot easily be extended, while Π-Ware is designed to be as general as possible regarding these choices.

With regards to Π-Ware and Wired, both languages describe the architecture of circuits, but while Wired definitions specify the exact geometry and placement of components, Π-Ware only talks about topology. We recognize the usefulness of geometric descriptions, but we have chosen to focus on topology as our initial goal is to prove properties involving (the preservation of) functional correctness and circuit transformations with a space vs. time trade-off.

When looking at the literature for hardware verification methods, we note that the idea of using dependent types for circuit description is not new and can be traced back as far as Hanna [11]. The paper “Constructing Correct Circuits” [4] gives a clear example of how dependent types can tie together specification and implementation. In this paper, the authors give a mapping between Peano naturals and binary numbers, then used to build a (ripple-carry) binary adder which is correct by construction. The approach taken in Π-Ware is significantly different. Rather than carry the functional specification of a circuit in its type, we clearly separate the construction, testing, and verification of circuits. This means that, for example, a designer can first simulate some instances of a design and get confidence in its correctness before trying to prove it. This greater degree of freedom may be particularly useful when exploring the design space, deferring the testing and verification effort until a satisfactory candidate design has been found.

Some of the most complete EDSLs for hardware (Coquet [5] and Fe-Si [6]) are hosted in the Coq theorem prover. Our design and implementation has been particularly inspired by Coquet. Both Coquet and Π-Ware use a similar structural and nameless description of circuits, parameterized by the type of gates. The most important difference between Π-Ware and Coquet, however, is that Π-Ware defines a functional semantics for circuits, while Coquet uses a relational semantics, i.e., the semantics are specified by defining a suitably indexed inductive data type. The choice of semantics style is crucial: Π-Ware circuits can be tested, simulated, and verified as any other Agda function.

Where Coq’s richer language for proof tactics may provide a great deal of automation, the functional semantics presented here reduces for free, without relying on the invocation of tactics or proof search. We expect to reap the benefits of a functional semantics while combining them with some proof-by-reflection techniques [23, 15]. Furthermore, we can use Agda features such as goal and context reflection, as well as solvers for algebraic structures (monoids, semirings, etc.) [3].
7.2 Future Work

Equality Plugs

When explaining the behaviour of Plugs in Section 3, we said that they perform no computation. But further than that, some plugs in fact have also no structural effect. By this we mean plugs whose mapping is the identity function. They usually are an expression of arithmetic equalities over circuit indices, such as associativity:

\[
\text{assoc} \cdot \forall \{a \ b \ c\} \rightarrow ((a + b) + c) \times (a + (b + c))
\]

\[
\text{assoc} \cdot \{a\} \{b\} \{c\} = \text{eq} \cdot (+\text{-assoc} \ a \ b \ c)
\]

The need to place such a Plug between two circuits is essentially an artifact of Intensional Type Theory (ITT). In the sequence constructor (_⟫_), the output index of the first parameter and input index of the second must be definitionally equal, that is, they must have the same normal form. If Agda had the equality reflection rule, then equalities involving indices could be used during type checking, and we would not need to insert equality plugs.

Right now we are investigating two approaches to make this issue less inconvenient. Firstly, we can use the ring solver from Agda’s standard library (coupled with reflection) to automatically solve index equalities and introduce the corresponding plugs whenever needed. Secondly, there was a recent addition to Agda of a language pragma called REWRITE, which allows for user-defined equalities to be added to Agda’s typing rules, essentially turning Agda into an Extensional Type Theory (ETT). We will investigate how the use of this pragma affects our library and examples.

Functional Language

Even though we are using a functional language to model our circuits, the circuit description themselves are very low-level. In particular, we need to rewire intermediate results explicitly using our Plug constructors. While our style closely resembles the netlist representation of circuits, we would like to provide circuit designers with a more high-level, applicative interface.

One problem that we must address to do so, however, is that of observable sharing [8]. Any domain specific language for hardware description embedded in a general purpose functional language must, at some point, ensure that the sharing and recursion of the circuit definitions are not lost. Although various solutions do exist, these typically place a higher burden on the programmer through the necessity of explicit fixed-point and sharing combinators or rely on specific compiler support. We hope to find a satisfactory solution to this problem in the context of dependently typed programming languages such as Agda, and use this to define a more “functional” layer on top of the definitions presented here.

Typed Circuits

While II-Ware rules out certain errors, such as short-circuits, we would like to investigate how to provide stronger static guarantees. So far, we have parameterized the type of circuits by the size of their inputs and outputs; we have started investigating how to parameterize circuits by their type.

For example, the type of a 2-input multiplexer would then become “\(\mathbb{C}^\text{2} (\text{Bool} \times (\text{Bool} \times \text{Bool})) \text{Bool}\)”, rather than the less informative “\(\mathbb{C}^3\)”. To add extra type information to our circuits, we define a record wrapper for typed circuits (Listing 13).
Here we require that the input and output types of our circuits are synthesizable – that is, they can indeed be represented in our simulation semantics (as vectors of atoms). By adding a series of smart constructors that produce and combine such typed circuits, we can provide a more convenient and type-safe interface to our library. We are currently extending our library with such type-safe definitions, including use of reflection to generate the required serializer/deserializer and proof that they are inverses.

8 Conclusion

With Π-Ware we have only started to explore the benefits that dependent types offer to digital circuit design. Π-Ware and the wider Agda ecosystem may not be mature enough yet to compete with some of the existing commercial tools and more mature prover technology; nonetheless we believe that the combination of the executable circuits, static types, and compositional proofs that Π-Ware offers form a novel point in the design space.

All the examples we have developed up to now, especially the case study on scan circuits, lead us to believe that this is indeed a fruitful avenue of study. By treating circuits as first-class objects in a dependently-typed language, we can reason about their behaviour and prove algebraic properties of relations, operators over circuits, and circuit generators. At the same time, we can simulate our designs and synthesize netlist descriptions. It should come as no surprise that type theory, a language of both computation and proof, provides a perfect setting for hardware verification and simulation.

Acknowledgements We would like to thank the helpful comments and suggestions of the attendants of the TYPES 2015 conference in Tallinn where we presented our initial results on Π-Ware. The participation in other venues such as for instance the Midlands Graduate School 2015 in Sheffield was also very fruitful in allowing discussions about the type-theoretical underpinnings of this work.

References


