HiPART: High-Performance Technology for Advanced Real-Time Systems

Authors Sara Royuela , Adrian Munera , Chenle Yu , Josep Pinot



PDF
Thumbnail PDF

File

OASIcs.PARMA-DITAM.2025.6.pdf
  • Filesize: 5.46 MB
  • 15 pages

Document Identifiers

Author Details

Sara Royuela
  • Barcelona Supercomputing Center, Spain
Adrian Munera
  • Barcelona Supercomputing Center, Spain
Chenle Yu
  • Barcelona Supercomputing Center, Spain
Josep Pinot
  • Barcelona Supercomputing Center, Spain

Acknowledgements

The authors want to thank the outstanding advisory board of HiPART, which includes Dr. Raúl de la Cruz (Collins Aerospace), Mr. Marc Blanch (Technica Engineering), Mr. Franck Wartel (Airbus Defence and Space), Dr. Michael Klemm (OpenMP ARB), Mr. Roland Weigan (European Space Agency), and Dr. Dirk Ziegenbein (Robert Bosch GmbH).

Cite As Get BibTex

Sara Royuela, Adrian Munera, Chenle Yu, and Josep Pinot. HiPART: High-Performance Technology for Advanced Real-Time Systems. In 16th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 14th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2025). Open Access Series in Informatics (OASIcs), Volume 127, pp. 6:1-6:15, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2025) https://doi.org/10.4230/OASIcs.PARMA-DITAM.2025.6

Abstract

Cyber-physical systems (CPS) attempt to meet real-time and safety requirements by using hypervisors that provide isolation via virtualisation and Real-Time Operating Systems that manage the concurrency of system tasks. However, the operating system’s (OS) decisions may hinder the efficiency of tasks because it needs more awareness of their specific intricacies. Hence, one critical limitation to efficiently developing CPSs is the lack of tailored parallel programming models that can harness the capabilities of advanced heterogeneous architectures while meeting the requirements integral to CPSs, such as real-time behaviour and safety requirements. While conventional HPC languages, like OpenMP and CUDA, cannot accommodate critical non-functional properties, safety languages, like Rust and Ada, are limited in their capabilities to exploit complex systems efficiently. On top of that, accessibility to the programming task is essential to making the system usable to different domain experts. HiPART tackles these challenges by developing a comprehensive framework holistically addressing efficiency, interoperability, reliability, and sustainability. The HiPART framework, based on OpenMP, provides tailored support for (1) real-time behaviour and safety requirements and (2) the efficient exploitation of advanced parallel and heterogeneous processor architectures. This support is exposed to users through extensions to the OpenMP specification and its implementation in the LLVM framework, including the compiler and the OpenMP runtime library. With this framework, HiPART will contribute to realising more capable and reliable autonomous systems across various domains, from autonomous mobility to space exploration.

Subject Classification

ACM Subject Classification
  • General and reference → Cross-computing tools and techniques
  • Computing methodologies → Parallel programming languages
  • Computer systems organization → Embedded and cyber-physical systems
  • Computer systems organization → Parallel architectures
Keywords
  • Cyber-physical systems
  • OpenMP
  • Parallel and heterogeneous architectures
  • Efficiency
  • Adaptability
  • Interoperability
  • Real-time
  • Resilience
  • Reliability

Metrics

  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    0
    PDF Downloads

References

  1. Jaemin Baek, Jeonghyun Baek, Jeeheon Yoo, and Hyeongboo Baek. An N-modular redundancy framework incorporating response-time analysis on multiprocessor platforms. Symmetry, 11(8):960, 2019. URL: https://doi.org/10.3390/SYM11080960.
  2. OpenMP Architecture Review Board. OpenMP Application Programming Interface Version 6.0, 2024. URL: https://www.openmp.org/wp-content/uploads/OpenMP-API-Specification-6-0.pdf.
  3. Marcel Breyer, Alexander Van Craen, and Dirk Pflüger. A comparison of SYCL, OpenCL, CUDA, and OpenMP for massively parallel support vector machine classification on multi-vendor hardware. In 10th International Workshop on OpenCL, pages 1-12, 2022. URL: https://doi.org/10.1145/3529538.3529980.
  4. Cyril Cetre, Chenle Yu, and Sara Royuela. LLVM for OpenMP event-based synchronization in taskgraphs. Software, version 1.0. (visited on 2025-02-14). URL: https://gitlab.bsc.es/ppc-bsc/software/llvm-taskgraph/-/tree/cudaGraph_RTevent
    Software Heritage Logo archived version
    full metadata available at: https://doi.org/10.4230/artifacts.22923
  5. Cyril Cetre, Chenle Yu, Sara Royuela, Rémi Barrere, Eduardo Quiñones, and Damien Gratadour. Event-Based OpenMP Tasks for Time-Sensitive GPU-Accelerated Systems. In International Workshop on OpenMP, pages 31-45. Springer, 2024. URL: https://doi.org/10.1007/978-3-031-72567-8_3.
  6. Jian-Jia Chen, Chuan-Yue Yang, Tei-Wei Kuo, and Shau-Yin Tseng. Real-time task replication for fault tolerance in identical multiprocessor systems. In 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS), pages 249-258. IEEE, 2007. URL: https://doi.org/10.1109/RTAS.2007.30.
  7. Jose Monsalve Diaz, Swaroop Pophale, Kyle Friedline, Oscar Hernandez, David E Bernholdt, and Sunita Chandrasekaran. Evaluating support for OpenMP offload features. In 47th International Conference on Parallel Processing, pages 1-10, 2018. URL: https://doi.org/10.1145/3229710.3229717.
  8. Alejandro Duran, Xavier Teruel, Roger Ferrer, Xavier Martorell, and Eduard Ayguade. Barcelona openmp tasks suite: A set of benchmarks targeting the exploitation of task parallelism in OpenMP. In International Conference on Parallel Processing, pages 124-131. IEEE, 2009. URL: https://doi.org/10.1109/ICPP.2009.64.
  9. Thierry Gautier, Christian Pérez, and Jérôme Richard. On the impact of OpenMP task granularity. In Evolving OpenMP for Evolving Architectures: 14th International Workshop on OpenMP (IWOMP), pages 205-221. Springer, 2018. URL: https://doi.org/10.1007/978-3-319-98521-3_14.
  10. Volkan Gunes, Steffen Peter, Tony Givargis, and Frank Vahid. A survey on concepts, applications, and challenges in cyber-physical systems. KSII Transactions on Internet and Information Systems (TIIS), 8(12):4242-4268, 2014. URL: https://doi.org/10.3837/TIIS.2014.12.001.
  11. Prasanna Hambarde, Rachit Varma, and Shivani Jha. The survey of real time operating system: RTOS. In International Conference on Electronic Systems, Signal Processing and Computing Technologies, pages 34-39. IEEE, 2014. Google Scholar
  12. Dian-Lun Lin and Tsung-Wei Huang. Efficient GPU computation using task graph parallelism. In 27th International Conference on Parallel and Distributed Computing. Springer, 2021. Google Scholar
  13. Santiago Lozano, Tamara Lugo, and Jesús Carretero. A Comprehensive Survey on the Use of Hypervisors in Safety-Critical Systems. IEEE Access, 11:36244-36263, 2023. URL: https://doi.org/10.1109/ACCESS.2023.3264825.
  14. Brayden McDonald and Frank Mueller. OpenMP-RT: Native Pragma Support for Real-Time Tasks and Synchronization with LLVM under Linux. In 25th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, pages 119-130, 2024. URL: https://doi.org/10.1145/3652032.3657574.
  15. Adrian Munera, Guerau Dasca, Eduardo Quiñones, and Sara Royuela. Adaptive parallelism in OpenMP through Dynamic Variants. In High Performance Computing: ISC High Performance 2024 International Workshops, 2024. Google Scholar
  16. Adrian Munera, Guerau Dasca, and Sara Royuela. LLVM for adaptive parallelism with dynamic variants. Software, version 1.0. (visited on 2025-02-14). URL: https://gitlab.bsc.es/ppc-bsc/research/c3po2024-dynamicvariants
    Software Heritage Logo archived version
    full metadata available at: https://doi.org/10.4230/artifacts.22924
  17. Adrian Munera, Eduardo Quiñones, and Sara Royuela. GuardianOMP: A framework for highly productive fault tolerance via OpenMP task-level replication. In International Parallel & Distributed Processing Symposium, 2025. Google Scholar
  18. Adrian Munera and Sara Royuela. GuardianOMP. Software, version 1.0. (visited on 2025-02-14). URL: https://anonymous.4open.science/r/GuardianOMP-4233/README.md, URL: https://doi.org/10.4230/artifacts.22922.
  19. Eduardo Quiñones, Sara Royuela, Claudio Scordino, Paolo Gai, Luís Miguel Pinho, Luís Nogueira, Jan Rollo, Tommaso Cucinotta, Alessandro Biondi, Arne Hamann, et al. The AMPERE Project:: A Model-driven development framework for highly Parallel and EneRgy-Efficient computation supporting multi-criteria optimization. In IEEE 23rd International Symposium on Real-Time Distributed Computing, pages 201-206. IEEE, 2020. Google Scholar
  20. Alejandro Rico, Isaac Sánchez Barrera, Jose A Joao, Joshua Randall, Marc Casas, and Miquel Moretó. On the benefits of tasking with OpenMP. In 15th International Workshop on OpenMP, pages 217-230. Springer, 2019. Google Scholar
  21. Sara Royuela. RESPECT - Reliable Heterogeneous Parallelism for Embedded Critical Systems, 2024. URL: https://sroyuela.github.io/respect-project/.
  22. Sara Royuela, Alejandro Duran, Maria A Serrano, Eduardo Quiñones, and Xavier Martorell. A functional safety OpenMP for critical real-time embedded systems. In 13th International Workshop on OpenMP, pages 231-245. Springer, 2017. URL: https://doi.org/10.1007/978-3-319-65578-9_16.
  23. Sara Royuela, Roger Ferrer, Diego Caballero, and Xavier Martorell. Compiler analysis for OpenMP tasks correctness. In ACM International Conference on Computing Frontiers, 2015. Google Scholar
  24. Sara Royuela, Bartomeu Pou, Cyril Cetre, Rémi Barrère, Eduardo Quiñones, and Damien Gratadour. RisingSTARS, RISE International Network for Solutions Technologies and Applications of Real-time Systems. In ISC High Performance, 2023. Google Scholar
  25. Sara Royuela, Franck Wartel, Sylvain Tiberio, Eric Jenn, Hubert Guérard, and Guy Bois. LIONESS – Improving and leveraging OpenMP for the efficient and safe use of new high-performance hardware platforms. Ada User Journal, 45(4), 2024. Google Scholar
  26. Mohammad Samadi, Sara Royuela, Luis Miguel Pinho, Tiago Carvalho, and Eduardo Quiñones. Time-predictable task-to-thread mapping in multi-core processors. Journal of Systems Architecture, 148:103068, 2024. URL: https://doi.org/10.1016/J.SYSARC.2024.103068.
  27. Maria A Serrano, Alessandra Melani, Roberto Vargas, Andrea Marongiu, Marko Bertogna, and Eduardo Quiñones. Timing characterization of OpenMP4 tasking model. In International Conference on Compilers, Architecture and Synthesis for Embedded Systems. IEEE, 2015. Google Scholar
  28. Maria A Serrano, Sara Royuela, and Eduardo Quiñones. Towards an OpenMP specification for critical real-time systems. In 14th International Workshop on OpenMP. Springer, 2018. Google Scholar
  29. Faisal Shahzad, Jonas Thies, Moritz Kreutzer, Thomas Zeiser, Georg Hager, and Gerhard Wellein. CRAFT: A library for easier application-level checkpoint/restart and automatic fault tolerance. IEEE Transactions on Parallel and Distributed Systems, 30(3):501-514, 2018. URL: https://doi.org/10.1109/TPDS.2018.2866794.
  30. Aleksandar Simevski, Rolf Kraemer, and Milos Krstic. Investigating core-level N-modular redundancy in multiprocessors. In IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, pages 175-180. IEEE, 2014. URL: https://doi.org/10.1109/MCSOC.2014.33.
  31. John Paul Walters and Vipin Chaudhary. Application-level checkpointing techniques for parallel programs. In International Conference on Distributed Computing and Internet Technology, pages 221-234. Springer, 2006. URL: https://doi.org/10.1007/11951957_21.
  32. Franck Wartel and Certain Antoine. HP4S: High Performance Parallel Payload Processing for Space. In European Workshop on On-board Data Processing, 2021. URL: https://zenodo.org/records/5639503/files/05.01_OBDP2021_Certain.pdf?download=1.
  33. Michael Wong, Michael Klemm, Alejandro Duran, Tim Mattson, Grant Haab, Bronis R de Supinski, and Andrey Churbanov. Towards an error model for OpenMP. In International Workshop on OpenMP, pages 70-82. Springer, 2010. URL: https://doi.org/10.1007/978-3-642-13217-9_6.
  34. Chenle Yu, Sara Royuela, and Eduardo Quiñones. Taskgraph: A low contention OpenMP tasking framework. Transactions on Parallel and Distributed Systems, 34(8):2325-2336, 2023. URL: https://doi.org/10.1109/TPDS.2023.3284219.
  35. Chenle Yu, Sara Royuela, and Eduardo Quiñones. Enhancing heterogeneous computing through OpenMP and GPU graph. In 53rd International Conference on Parallel Processing, pages 534-543, 2024. URL: https://doi.org/10.1145/3673038.3673050.
Questions / Remarks / Feedback
X

Feedback for Dagstuhl Publishing


Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail