<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-07-20T05:35:45Z</responseDate>
  <request identifier="1561" metadataPrefix="oai_dc" verb="GetRecord">https://drops.dagstuhl.de/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:drops-oai.dagstuhl.de:1561</identifier>
        <datestamp>2024-03-06T11:08:04Z</datestamp>
        <setSpec>ddc:004</setSpec>
        <setSpec>open_access</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>A Virtual Layer for FPGA Based Parallel Systems (MP-SoCs)</dc:title>
          <dc:creator>Hofmann, Andreas</dc:creator>
          <dc:creator>Waldschmidt, Klaus</dc:creator>
          <dc:description>Besides performance and time to market, robustness and&#13;
reliability are important design targets for modern Systemson-&#13;
Chip (SoCs). Despite these features the power consumption&#13;
must be as low as possible. To meet these design goals parallel,&#13;
flexible, and adaptive architectures are required [1].&#13;
Today, dynamically reconfigurable FPGAs are well suited to&#13;
form a parallel architecture because they incorporate serveral&#13;
hard- and softcores. To efficiently use such multicore systems&#13;
a hardware independent system must be created which handles&#13;
all cores. Further, optimizing the power management the&#13;
number of active cores must be adapted dynamically to the&#13;
current workload. To make these features manageable and&#13;
augment the system with adaptivity a virtual layer is required&#13;
which hides the – due to runtime reconfiguration – changing&#13;
hardware system from the application software. The Scalable&#13;
Dataflow-driven Virtual Machine [2] is such a virtualization&#13;
of a parallel, adaptive and heterogeneous cluster of processing&#13;
elements (PE). Thus, it is well suited to serve as a managing&#13;
firmware for multicore FPGAs.</dc:description>
          <dc:publisher>Schloss Dagstuhl – Leibniz-Zentrum für Informatik</dc:publisher>
          <dc:contributor>Andreas Hofmann and Klaus Waldschmidt</dc:contributor>
          <dc:date>2008</dc:date>
          <dc:relation>Is Part Of Dagstuhl Seminar Proceedings, Volume 8141, Organic Computing - Controlled Self-organization (2008)</dc:relation>
          <dc:type>InProceedings</dc:type>
          <dc:type>Text</dc:type>
          <dc:type>doc-type:ResearchArticle</dc:type>
          <dc:type>publishedVersion</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>doi:10.4230/DagSemProc.08141.4</dc:identifier>
          <dc:identifier>urn:nbn:de:0030-drops-15610</dc:identifier>
          <dc:identifier>https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.08141.4</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:rights>https://creativecommons.org/licenses/by/4.0/legalcode</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
