<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-07-17T19:36:24Z</responseDate>
  <request identifier="1925" metadataPrefix="oai_dc" verb="GetRecord">https://drops.dagstuhl.de/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:drops-oai.dagstuhl.de:1925</identifier>
        <datestamp>2024-03-06T11:08:17Z</datestamp>
        <setSpec>ddc:004</setSpec>
        <setSpec>open_access</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>Methods and Metrics for Reliability Assessment</dc:title>
          <dc:creator>Alves de Barros-Naviner, Lirida</dc:creator>
          <dc:creator>Naviner, Jean-François</dc:creator>
          <dc:creator>Teixeira Franco, Denis</dc:creator>
          <dc:creator>Correia de Vasconcelos, Mai</dc:creator>
          <dc:subject>Reliability</dc:subject>
          <dc:subject>fault tolerance</dc:subject>
          <dc:subject>combinational logic</dc:subject>
          <dc:description>This paper deals with digital VLSI design aspects related&#13;
to reliability. The focus is on the problem of reliability evaluation in&#13;
combinational logic circuits.We present some methods for this evaluation&#13;
that can be easily integrated in a tradidional design flow. Also we describe&#13;
suitable metrics for performance estimation of concurrent error detection&#13;
schemes.</dc:description>
          <dc:publisher>Schloss Dagstuhl – Leibniz-Zentrum für Informatik</dc:publisher>
          <dc:contributor>Lirida Alves de Barros-Naviner and Jean-François Naviner and Denis Teixeira Franco and Mai Correia de Vasconcelos</dc:contributor>
          <dc:date>2009</dc:date>
          <dc:relation>Is Part Of Dagstuhl Seminar Proceedings, Volume 8371, Fault-Tolerant Distributed Algorithms on VLSI Chips (2009)</dc:relation>
          <dc:type>InProceedings</dc:type>
          <dc:type>Text</dc:type>
          <dc:type>doc-type:ResearchArticle</dc:type>
          <dc:type>publishedVersion</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>doi:10.4230/DagSemProc.08371.5</dc:identifier>
          <dc:identifier>urn:nbn:de:0030-drops-19252</dc:identifier>
          <dc:identifier>https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.08371.5</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:rights>https://creativecommons.org/licenses/by/4.0/legalcode</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
