<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-07-25T02:44:21Z</responseDate>
  <request identifier="24174" metadataPrefix="oai_dc" verb="GetRecord">https://drops.dagstuhl.de/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:drops-oai.dagstuhl.de:24174</identifier>
        <datestamp>2025-11-12T13:34:05Z</datestamp>
        <setSpec>ddc:004</setSpec>
        <setSpec>open_access</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>#SAT-Algorithms for Classes of Threshold Circuits Based on Probabilistic Rank</dc:title>
          <dc:creator>Limaye, Nutan</dc:creator>
          <dc:creator>Srinivasan, Adarsh</dc:creator>
          <dc:creator>Srinivasan, Srikanth</dc:creator>
          <dc:subject>probabilistic polynomials</dc:subject>
          <dc:subject>probabilistic rank</dc:subject>
          <dc:subject>circuit satisfiability</dc:subject>
          <dc:subject>circuit lower bounds</dc:subject>
          <dc:subject>polynomial method</dc:subject>
          <dc:subject>threshold circuits</dc:subject>
          <dc:description>There is a large body of work that shows how to leverage lower bound techniques for circuit classes to obtain satisfiability algorithms that run in better than brute-force time [Ramamohan Paturi et al., 1997; Ryan Williams, 2014]. For circuits with threshold gates, there are several such algorithms based on either  &#13;
- Probabilistic Representations by low-degree polynomials, which allow for the use of fast polynomial evaluation algorithms, or &#13;
- Low rank, which allows for an efficient reduction to rectangular matrix multiplication.  In this paper, we use a related notion of probabilistic rank to obtain satisfiability algorithms for circuit classes contained in ACC⁰∘3-PTF, i.e. constant-depth circuits with modular counting gates and a single layer of degree-3 polynomial threshold functions. &#13;
Even for the special case of a single 3-PTF, it is not clear how to use either of the above two strategies to get a non-trivial satisfiability algorithm. The best known algorithm in this case previously was based on memoization and yields worse guarantees than our algorithm.</dc:description>
          <dc:publisher>Schloss Dagstuhl – Leibniz-Zentrum für Informatik</dc:publisher>
          <dc:contributor>Nutan Limaye and Adarsh Srinivasan and Srikanth Srinivasan</dc:contributor>
          <dc:date>2025</dc:date>
          <dc:relation>Is Part Of LIPIcs, Volume 345, 50th International Symposium on Mathematical Foundations of Computer Science (MFCS 2025)</dc:relation>
          <dc:type>InProceedings</dc:type>
          <dc:type>Text</dc:type>
          <dc:type>doc-type:ResearchArticle</dc:type>
          <dc:type>publishedVersion</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>doi:10.4230/LIPIcs.MFCS.2025.67</dc:identifier>
          <dc:identifier>urn:nbn:de:0030-drops-241744</dc:identifier>
          <dc:identifier>https://drops.dagstuhl.de/entities/document/10.4230/LIPIcs.MFCS.2025.67</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:rights>https://creativecommons.org/licenses/by/4.0/legalcode</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
