<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-07-19T22:32:15Z</responseDate>
  <request identifier="5" metadataPrefix="oai_dc" verb="GetRecord">https://drops.dagstuhl.de/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:drops-oai.dagstuhl.de:5</identifier>
        <datestamp>2024-03-06T11:05:43Z</datestamp>
        <setSpec>ddc:004</setSpec>
        <setSpec>open_access</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>Requirements for and Design of a Processor with Predictable Timing</dc:title>
          <dc:creator>Berg, Christoph</dc:creator>
          <dc:creator>Engblom, Jakob</dc:creator>
          <dc:creator>Wilhelm, Reinhard</dc:creator>
          <dc:subject>WCET</dc:subject>
          <dc:subject>hard real-time</dc:subject>
          <dc:subject>embedded systems</dc:subject>
          <dc:subject>computer architecture</dc:subject>
          <dc:description>This paper introduces a set of design principles that aim to make processor&#13;
architectures amenable to static timing analysis. Based on these principles,&#13;
we give a design of a hard real-time processor with predictable timing, which is&#13;
simultaneously capable of reaching respectable performance levels.&#13;
The design principles we identify are recoverability from information loss in&#13;
the analysis, minimal variation of the instruction timing, non-interference between&#13;
processor components, deterministic processor behavior, and comprehensive&#13;
documentation. The principles are based on our experience and that of other&#13;
researchers in building timing analysis tools for existing processors.</dc:description>
          <dc:publisher>Schloss Dagstuhl – Leibniz-Zentrum für Informatik</dc:publisher>
          <dc:contributor>Christoph Berg and Jakob Engblom and Reinhard Wilhelm</dc:contributor>
          <dc:date>2004</dc:date>
          <dc:relation>Is Part Of Dagstuhl Seminar Proceedings, Volume 3471, Perspectives Workshop: Design of Systems with Predictable Behaviour (2004)</dc:relation>
          <dc:type>InProceedings</dc:type>
          <dc:type>Text</dc:type>
          <dc:type>doc-type:ResearchArticle</dc:type>
          <dc:type>publishedVersion</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>doi:10.4230/DagSemProc.03471.4</dc:identifier>
          <dc:identifier>urn:nbn:de:0030-drops-57</dc:identifier>
          <dc:identifier>https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.03471.4</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:rights>https://creativecommons.org/licenses/by/4.0/legalcode</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
