<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-07-19T22:04:43Z</responseDate>
  <request identifier="6" metadataPrefix="oai_dc" verb="GetRecord">https://drops.dagstuhl.de/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:drops-oai.dagstuhl.de:6</identifier>
        <datestamp>2024-03-06T11:05:43Z</datestamp>
        <setSpec>ddc:004</setSpec>
        <setSpec>open_access</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>Fast, predictable and low energy memory references through architecture-aware compilation</dc:title>
          <dc:creator>Marwedel, Peter</dc:creator>
          <dc:creator>Wehmeyer, Lars</dc:creator>
          <dc:creator>Verma, Manish</dc:creator>
          <dc:creator>Steinke, Stefan</dc:creator>
          <dc:creator>Helmig, Urs</dc:creator>
          <dc:subject>Embedded system</dc:subject>
          <dc:subject>compiler</dc:subject>
          <dc:subject>energy efficiency</dc:subject>
          <dc:subject>low power</dc:subject>
          <dc:subject>WCET</dc:subject>
          <dc:subject>scratchpad</dc:subject>
          <dc:subject>memory access</dc:subject>
          <dc:description>The design of future high-performance embedded systems is hampered&#13;
by two problems: First, the required hardware needs more energy than is&#13;
available from batteries. Second, current cache-based approaches for bridging the&#13;
increasing speed gap between processors and memories cannot guarantee predictable&#13;
real-time behavior. A contribution to solving both problems is made in&#13;
this paper which describes a comprehensive set of algorithms that can be applied&#13;
at design time in order to maximally exploit scratch pad memories (SPMs). We&#13;
show that both the energy consumption as well as the computed worst case execution&#13;
time (WCET) can be reduced by up to to 80% and 48%, respectively, by&#13;
establishing a strong link between the memory architecture and the compiler.</dc:description>
          <dc:publisher>Schloss Dagstuhl – Leibniz-Zentrum für Informatik</dc:publisher>
          <dc:contributor>Peter Marwedel and Lars Wehmeyer and Manish Verma and Stefan Steinke and Urs Helmig</dc:contributor>
          <dc:date>2004</dc:date>
          <dc:relation>Is Part Of Dagstuhl Seminar Proceedings, Volume 3471, Perspectives Workshop: Design of Systems with Predictable Behaviour (2004)</dc:relation>
          <dc:type>InProceedings</dc:type>
          <dc:type>Text</dc:type>
          <dc:type>doc-type:ResearchArticle</dc:type>
          <dc:type>publishedVersion</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>doi:10.4230/DagSemProc.03471.3</dc:identifier>
          <dc:identifier>urn:nbn:de:0030-drops-66</dc:identifier>
          <dc:identifier>https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.03471.3</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:rights>https://creativecommons.org/licenses/by/4.0/legalcode</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
