<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-07-19T23:53:35Z</responseDate>
  <request identifier="730" metadataPrefix="oai_dc" verb="GetRecord">https://drops.dagstuhl.de/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:drops-oai.dagstuhl.de:730</identifier>
        <datestamp>2024-03-06T11:06:48Z</datestamp>
        <setSpec>ddc:004</setSpec>
        <setSpec>open_access</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>A Reconfigurable Outer Modem Platform for Future Communications Systems</dc:title>
          <dc:creator>Wehn, Norbert</dc:creator>
          <dc:creator>Vogt, Timo</dc:creator>
          <dc:creator>Neeb, Christian</dc:creator>
          <dc:subject>Domain-specific reconfigurable platform</dc:subject>
          <dc:subject>channel coding</dc:subject>
          <dc:subject>outer-modem</dc:subject>
          <dc:description>Future mobile and wireless communications networks&#13;
  require flexible modem architectures with high performance.&#13;
  Efficient utilization of&#13;
  application specific flexibility is key to fulfill these&#13;
  requirements. &#13;
  For high throughput a single processor can not provide&#13;
  the necessary computational power.&#13;
  Hence multi-processor architectures become necessary.&#13;
  &#13;
  This paper presents a multi-processor platform based on a new &#13;
  dynamically reconfigurable application specific instruction set processor (dr-ASIP) &#13;
  for the application domain of channel decoding. &#13;
  Inherently parallel decoding tasks can be mapped onto individual processing nodes.&#13;
  The implied challenging inter-processor communication is efficiently handled&#13;
  by a Network-on-Chip (NoC) such that the throughput of each node is not degraded.&#13;
  The dr-ASIP features Viterbi and Log-MAP decoding&#13;
  for support of convolutional and turbo codes&#13;
  of more than 10 currently specified mobile and wireless standards.&#13;
  Furthermore, its flexibility allows for adaptation to future systems.</dc:description>
          <dc:publisher>Schloss Dagstuhl – Leibniz-Zentrum für Informatik</dc:publisher>
          <dc:contributor>Norbert Wehn and Timo Vogt and Christian Neeb</dc:contributor>
          <dc:date>2006</dc:date>
          <dc:relation>Is Part Of Dagstuhl Seminar Proceedings, Volume 6141, Dynamically Reconfigurable Architectures (2006)</dc:relation>
          <dc:type>InProceedings</dc:type>
          <dc:type>Text</dc:type>
          <dc:type>doc-type:ResearchArticle</dc:type>
          <dc:type>publishedVersion</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>doi:10.4230/DagSemProc.06141.3</dc:identifier>
          <dc:identifier>urn:nbn:de:0030-drops-7306</dc:identifier>
          <dc:identifier>https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.06141.3</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:rights>https://creativecommons.org/licenses/by/4.0/legalcode</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
