<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-10-14T03:54:52Z</responseDate>
  <request identifier="731" metadataPrefix="oai_dc" verb="GetRecord">https://drops.dagstuhl.de/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:drops-oai.dagstuhl.de:731</identifier>
        <datestamp>2024-03-06T10:06:50Z</datestamp>
        <setSpec>ddc:004</setSpec>
        <setSpec>open_access</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>Towards an Automated Design of Application-specific Reconfigurable Logic</dc:title>
          <dc:creator>Zipf, Peter</dc:creator>
          <dc:creator>Glesner, Manfred</dc:creator>
          <dc:subject>Application-specific reconfigurable units</dc:subject>
          <dc:subject>processor integration</dc:subject>
          <dc:subject>design automation</dc:subject>
          <dc:description>Reconfigurable logic is known to have the potential to provide better&#13;
solutions than direct ASIC implementations or processors in some situations.&#13;
A necessary prerequisite for area advantages compared to ASICs or a better&#13;
energy efficiency than processors is an application specific design of the&#13;
reconfigurable unit.&#13;
Adapting it to the specific requirements of an application helps to compensate&#13;
for the area and speed penalty introduced by reconfigurability.&#13;
The data paths of reconfigurable units are best suited for data flow oriented&#13;
tasks, but for many applications, both control flow and data flow must be&#13;
handled, so a integration of the reconfigurable unit into a processor&#13;
environment is an appropriate choice.&#13;
By analysing the existing design flow and integration possibilities for&#13;
reconfigurable units, a basis for discussing possible automation schemes&#13;
and a standardised interface is defined.&#13;
Possible future research could investigate an automated design support for the&#13;
building blocks of reconfigurable units and the definition of a standard&#13;
processor interface for some classes of reconfigurable units.</dc:description>
          <dc:publisher>Schloss Dagstuhl – Leibniz-Zentrum für Informatik</dc:publisher>
          <dc:contributor>Peter Zipf and Manfred Glesner</dc:contributor>
          <dc:date>2006</dc:date>
          <dc:relation>Is Part Of Dagstuhl Seminar Proceedings, Volume 6141, Dynamically Reconfigurable Architectures (2006)</dc:relation>
          <dc:type>InProceedings</dc:type>
          <dc:type>Text</dc:type>
          <dc:type>doc-type:ResearchArticle</dc:type>
          <dc:type>publishedVersion</dc:type>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>doi:10.4230/DagSemProc.06141.19</dc:identifier>
          <dc:identifier>urn:nbn:de:0030-drops-7319</dc:identifier>
          <dc:identifier>https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.06141.19</dc:identifier>
          <dc:language>eng</dc:language>
          <dc:rights>https://creativecommons.org/licenses/by/4.0/legalcode</dc:rights>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
