14th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures

12th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms

PARMA-DITAM 2023, January 17, 2023, Toulouse, France

Edited by
João Bispo
Henri-Pierre Charles
Stefano Cherubin
Giuseppe Massari
OASIcs – OpenAccess Series in Informatics

OASIcs is a series of high-quality conference proceedings across all fields in informatics. OASIcs volumes are published according to the principle of Open Access, i.e., they are available online and free of charge.

Editorial Board
- Daniel Cremers (TU München, Germany)
- Barbara Hammer (Universität Bielefeld, Germany)
- Marc Langheinrich (Università della Svizzera Italiana – Lugano, Switzerland)
- Dorothea Wagner (Editor-in-Chief, Karlsruher Institut für Technologie, Germany)

ISSN 1868-8969

https://www.dagstuhl.de/oasics
The editors would like to thank HiPEAC for their enabling contribution in the organisation of this workshop and many other quality events.
## Contents

**Preface**  
*João Bispo, Henri-Pierre Charles, Stefano Cherubin, and Giuseppe Massari*  ....  0:ix

**Invited Papers**

- **ByteNite: A New Business Model for Grid Computing**  
  *Fabio Caironi and Niccolò Andrea Castelli*  ...........................................  1:1–1:12

- **Challenges and Opportunities in C/C++ Source-To-Source Compilation**  
  *João Bispo, Nuno Paulino, and Luís Miguel Sousa*  ..............................  2:1–2:15

- **RUST-Encoded Stream Ciphers on a RISC-V Parallel Ultra-Low-Power Processor**  
  *Francesco Barchi, Giacomo Pasini, Emanuele Parisi, Giuseppe Tagliavini, Andrea Bartolini, and Andrea Acquaviva*  ..............................  3:1–3:12

**Regular Papers**

- **An Evaluation of the State-Of-The-Art Software and Hardware Implementations of BIKE**  
  *Andrea Galimberti, Gabriele Montanaro, William Fornaciari, and Davide Zoni*  4:1–4:12

- **MonTM: Monitoring-Based Thermal Management for Mixed-Criticality Systems**  
  *Marcel Mettler, Martin Rapp, Heba Khdr, Daniel Mueller-Gritschneider, Jörg Henkel, and Ulf Schlichtmann*  ...........................................  5:1–5:12

- **Dynamic Power Consumption of the Full Posit Processing Unit: Analysis and Experiments**  
  *Michele Piccoli, Davide Zoni, William Fornaciari, Giuseppe Massari, Marco Cococcioni, Federico Rossi, Sergio Saponara, and Emanuele Ruffaldi*  6:1–6:11

- **Adjacent LSTM-Based Page Scheduling for Hybrid DRAM/NVM Memory Systems**  
  *Manolis Katsaragakis, Konstantinos Stavrakakis, Dimosthenis Masouros, Lazaros Papadopoulos, and Dimitrios Soudris*  .........................  7:1–7:12
Preface

This volume collects the proceedings of the PARMA-DITAM workshop 2023. PARMA-DITAM brings together the decade-long experience of two workshops: the workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures (PARMA) and the workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (DITAM). These events first joined in 2014 and since then they represented a reference point in the European community of high-performance computer architectures, embedded systems and compiler technologies. PARMA-DITAM is co-located with and sponsored by the HiPEAC conference, which annually gathers the most excellent researchers on High Performance Embedded Architectures and Compilers within the European borders and beyond.

The PARMA-DITAM 2023 workshop includes topics such as parallel programming models, design space exploration tools and run-time management techniques aiming at exploring the features and performance of different computing architectures, possibly heterogeneous, (re-)programmable and/or (re-)configurable, spanning from embedded and cyber-physical systems, to high performance computing platforms.

This edition features 4 regular papers, carefully selected among 6 submissions by our expert Technical Program Committee after a double-blind review process. The editors are proud to propose, in the early pages of this volume, 3 additional manuscripts from invited research groups, who presented their research and results in invited talks during the workshop event.

The PARMA-DITAM workshop focuses on seven main topics:

- Parallel programming models and languages, compilers and virtualization techniques
- Runtime modelling, monitoring, adaptivity, and management
- Runtime trade-off execution, power management, and memory management
- Heterogeneous and reconfigurable many-core: architectures and design space exploration
- Methodologies, design tools, and high level synthesis for many-core architectures
- Parallel applications for many-core platforms
- Case studies, success stories and applications applying T1–T6

The editors invites researchers to submit their future works for consideration in the subsequent editions of this workshop.

João Bispo, Henri-Pierre Charles, Stefano Cherubin, and Giuseppe Massari
ByteNite: A New Business Model for Grid Computing

Fabio Caironi
ByteNite Inc., San Francisco, CA, USA
Niccolò Andrea Castelli
ByteNite Inc., San Francisco, CA, USA

Abstract

Years and years of technological advancement have paved the way to cloud computing towards Industry 4.0, making it possible for a wide range of cloud solutions to become a reality, bringing innovation and efficiency to business processes and changing our lifestyles. With the benefit of hindsight in a fully digitalized era, have we ever wondered where does cloud computing come from? Furthermore, as the on-premise commercial model shifted to cloud computing with the advent of the internet, what will the increase in worldwide connectivity and the rise of 5G turn the cloud model into? This article describes in a model for a new commercial grid computing implementation, called “ByteNite”. We open the paper with the state of the art of the distributed computing models, including an overview of cloud and grid computing, their commonalities and history, and how they are topical in today’s world. We build the foundations of our work through a key insight that triggers powerful implications in connection with the current technologies. We address the new proposed model through a description of the system, its overall functioning, the underlying business concepts and the innovative value proposition. We finally then dive into its architecture and workflow design, delineating its structure and key features, and the chronological phases of its operation.

2012 ACM Subject Classification  Computer systems organization → Grid computing; Computer systems organization → Cloud computing; Computing methodologies → Distributed computing methodologies; Software and its engineering → Software architectures; Computer systems organization → Dependable and fault-tolerant systems and networks

Keywords and phrases Grid Computing, Cloud Computing, Distributed Applications, High-Throughput Computing, dApps, Utility Computing

Digital Object Identifier 10.4230/OASIcs.PARMA-DITAM.2023.1

Category Invited Paper

Related Version Full v2.0: https://bytenite.com/bytenite-white-paper-full-version

1 Introduction

In the IoT and Big Data era, cloud computing and distributed file systems are fundamentals for data management and processing. Big tech firms and their server farms are the most valuable resource we can rely on today for outsourced computations; edge computing has become indispensable in many applications as the volume of data produced daily by businesses is increasingly significant.

Cloud computing is more than renting someone else’s machines: it encompasses workload management, service orchestration, distributed storage, and much more. However, it all boils down to the target machine’s computing power provided by its processor when it comes to throughput and performance. After all, as B. Sosinsky [25] goes, “cloud computing is revolutionary, even if the technology it is built on is evolutionary.”

The invention described in this article mostly conforms to the techniques dictated by the model known as “grid computing”. However, several other topics and frameworks can be deemed relevant to this invention, including utility or on-demand computing,
high-throughput computing, distributed computing, and, most of all, cloud computing. Grid and cloud computing share several key traits, such as their reliance on distributed resources. Still, they differ slightly in many domains, including business model, architecture, resource management, and application model. Today, grid computing has evolved to become the basis of the more advanced cloud, offering more robust performance in a secure virtual environment. Yet, we claim that there is much value left behind in this transition, and no project or initiative has been able to seize it and implement it at scale so far.

1.1 Grid vs. Cloud Computing

According to [17, 23], a grid can be defined as a large-scale geographically distributed hardware and software infrastructure composed of heterogeneous networked resources owned and shared by multiple administrative organizations, with the goal to create the illusion of a simple yet large and powerful virtual computer supporting a wide range of applications. Grids were developed in the mid-1990s to provide a solution for large-scale computational tasks that required significant processing power, only affordable by supercomputers back then. The emerging concept of virtualization turned out to be a big win in the utility computing model: it allowed applications to be abstracted from the underlying fabric (compute power, storage, network, etc.) and deployed on-demand to more exacting customers requiring stringent SLAs. That’s how the grid computing model quietly shifted into what we call today cloud computing.

The rapid adoption of the cloud from the mid-2000s was fostered by the decrease in hardware cost and increase in computing power and storage capacity, as well as the exponentially growing size of data and processing power used by modern internet applications and services. On the architecture level, grids and clouds share a fabric layer consisting of the raw hardware resources and the protocols to access them. While clouds provide a unified resource layer to virtualize such resources and expose them to end-user applications, grids feature a more complex set of standard protocols, middleware and toolkits to connect and manage the resources. Ensuring interoperability and security are fundamental both for grid and cloud infrastructures. While in grids interoperability comes built-in, as they are based on the assumption that resources are heterogeneous and dynamic, clouds have developed stronger security policies complying with regulatory standards. The combination of such properties in cloud-powered grid computing systems might prove a critical vision for the future of the cloud in the 2020s.

1.2 Grid computing today

Nowadays, most grid computing initiatives around the world have given their way to more modern and service-oriented cloud computing applications. Plenty of grid middleware implementations and grid infrastructures built in the 2000s have either ceased operating, turned into cloud projects, or been acquired by cloud computing companies. United Devices Inc., a commercial volunteer computing company offering high-performance computing services, was sold to a software company that developed cloud management products called Univa in 2007, which was in turn acquired by cloud software company Altair Technologies. DataSynapse was sold to TIBCO Software Inc. in 2009, a business intelligence software company, and their grid computing middleware was turned into a BI product powered by parallel computing. A different fate awaited companies like Entropia, Inc. and Popular Power, developers of distributed computing software for CPU scavenging, which were driven out of business. And so on: the list of companies born in the new millennium trying
to ride the wave of grid computing is long [18]. It is no mystery why they all succumbed in a matter of few years: while they were able to develop large-scale computing infrastructure by accessing the spare processing capacity of thousand of volunteered CPUs, these companies didn’t offer a form of reward to their contributors. Consequently, the resource owners had no incentive for their continued contribution, and the economic model proved not scalable nor maintainable [19]. Given those years’ computing and network capabilities, the only companies that managed to survive were those noticed and acquired by larger corporations, which could afford substantial infrastructure investments to keep up with the incoming cloud wave.

In the volunteer computing world, grids have made a name with some scientific projects that gained much attention in the academic community throughout the 2000s. Either infrastructure-based as TeraGrid [20], middleware-based like the Globus Toolkit [22, 14], or application-based like SETI@Home [7], all these kinds of projects were aimed at empowering scientific research in disparate fields (Physics, Medicine, Astronomy, Mathematics, Biology), making it possible to solve computationally intensive problems that would have been difficult or infeasible to tackle using standard computers. Some historical volunteer computing projects made their way through the 21st century and are still working in 2022. Their participation was primarily motivated by non-monetary prizes, fun, fame, or collaborative advantage.

The most representative one is BOINC [1, 15], a platform for distributed high-throughput computing where worker nodes are desktop and laptop computers, tablets, and smartphones volunteered by their owners. A fair number of applications or “projects” are linked to BOINC and use or have used its distributed computing infrastructure to solve large-scale scientific problems that could once be tackled only by supercomputers. SETI@Home was the first and foremost and gave BOINC the popularity it later had. It was devoted to the Search for Extra-Terrestrial Intelligence through distributed digital signal processing of radio telescope data. A week after its launch, SETI@Home scored 200,000 participants; after four or five months, it broke through a million, and later reached past two million users. In 2020 the project officially ceased operations. Other remarkable BOINC-powered projects include: Einstein@Home [4] for the search of weak astrophysical signals from spinning neutron stars; World Community Grid [10] for scientific research on topics related to health, poverty, and sustainability; Climateprediction.net [2] for climate models simulations. Distributed.net [3] was another volunteer computing project attempting to solve large-scale problems, governed by a non-profit US corporation. As of 2019, distributed.net’s throughput was estimated at roughly 1.25 petaFLOPs. Lately, distributed.net has joined forces with BOINC with the aim of finding mathematical solutions to cryptographic algorithms. Another operating volunteer computing project is HTCondor [5, 26], an open-source distributed computing software enabling the increase of computing throughput, developed at the University of Wisconsin-Madison. HTCondor provides a job queueing mechanism, a scheduling policy, a priority scheme, and a resource monitoring and management tool, and can integrate dedicated resources (rack-mounted clusters) and non-dedicated desktop machines into one computing environment. Finally, a distributed computing project that has lately gained a broad consensus due to new discoveries regarding SARS-CoV-2 is Folding@Home [16]. The main aim of this project is to understand protein dynamics by means of statistically distributed simulations. In 2020 the computing speed of Folding@Home peaked at 2.43 exaFLOPS, which is a computing power in the order of one billion billion floating point operations per second, enough to mine a Bitcoin in ten seconds.
Although these projects are of great help for research, they won’t be able to unlock the full potential of a worldwide grid. Their genesis and purpose keep them away from reaching a wider audience and becoming marketable products. The replicability of any of these models on the market is not only prevented by the lack of a well thought-out payment framework, but especially by the lack of a performance-oriented resource management system built with modern and widely adopted standards and protocols.

Starting in 2010, a new distributed technology started bringing collaborative computing back into the spotlight. A new global paradigm was established and many companies followed by building products on top of it or creating their own private sub-networks to capitalize on what proved to be more than a brand-new concept. I am referring to the blockchain and all the blockchain-powered dApps (decentralized applications) that have been implemented thanks to the wild proliferation of this technology. A dApp is an open-source software application that runs on a peer-to-peer blockchain network. dApps are built for disparate use cases across various industries, including finance and payments, gaming, supply chain, user-generated content networks, and distributed computing. The latter use case is relevant to our framework, as it involves dApps that exploit member devices’ processing power and network to improve and democratize access to CPU- or GPU-intensive digital services. Some most notable implementations of decentralized computing involve video streaming (Livepeer [24, 6], Theta Network [9]), mobile blockchain mining (Sweatcoin [8], MinePi [12]), and general-purpose computing (Golem [11], Cudos [13], iExec [21]). These applications usually use Ethereum or owned coins for collecting and distributing payments, and they handle crypto transactions and task validation with smart contracts. Ethereum also provides these dApps solutions for guaranteeing distributed consensus and identity management.

A question that might arise is how Ethereum and, generally, blockchain technology actually empower distributed computing on the processing side. The answer is possibly that it doesn’t. Uriarte, R.B. and DeNicola, R. (2018) [27], have analyzed the architectures of three blockchain-based decentralized cloud solutions. Their finding is that in all three projects, smart contracts, payments, and reputation are managed in a “transaction network” built on the blockchain, while the actual computing services are executed in a “side-chain network” charged with processing, negotiation, and verification of computing tasks. As the paper highlights, the results obtained from a collaborative, distributed computing network might be chaotic and heterogeneous; hence, the side-chain network reveals a non-deterministic behavior that must be mediated in order to reach a consensus in the transaction network, and a specific component is needed to interface between the two networks. This adds complexity to the already high computational cost of running and maintaining a blockchain.

There are other elements holding back Ethereum and other blockchain technologies from implementing a large-scale, efficient grid like the one discussed in this White Paper. Two of them are the high transaction costs and the capped transaction throughput (Ethereum can process less than 30 transactions per second), both posing serious threats to performance and scalability. Another shortcoming is the almost absent definition of Quality of Service in most dApps’ smart contracts, or even in their general terms and conditions. Besides signaling an inability to control and measure the average processing performance, the absence of QoS makes big customers, that are seldom unconcerned about quality guarantees, shy away from blockchain-powered computing solutions.

Finally, it is worth mentioning that, despite being the core philosophy of such dApps, the restriction to support only crypto wallets and cryptocurrency transactions cuts off the vast majority of both resource providers and cloud computing customers, who normally do business with fiat currencies and are still – and possibly forever – crypto-averse.


1.3 Fact

In 2023, an immense underlying computational power is widespread throughout the globe and sits idle for most of the time. Altogether, it overcomes the joint processor capacity of the biggest cloud providers by tens of times. More than 12 billion computers, smartphones, tablets, and other commercial electronic devices are hiding an immense potential, especially now that they’re shipped with ever more performing hardware, and they’re usually unexploited during the inactivity of their human owners, like during the night. Not only are electronic consumer devices underused: many businesses owning disparate types of hardware, from video production facilities to private data centers and office desktop computers, don’t know how to use it when it’s not at work.

Past and existing grid computing projects have shown us the potential of building a distributed computing farm by tapping into a category of machines not originally sold to fulfill utility computing purposes – the mass consumer technology. However, such vast unused computational power couldn’t be easily gathered and connected until a few years ago because of major technological limitations, including the average network speed, network coverage, and the hardware capacity of common devices on the market. Plus, all the attempts to build a global grid have been held back by exclusively technology-geared strategies and major market misunderstandings, largely attributable to shortsighted or too-technical visions, that entailed failing executions or limited outcomes.

Today, the easy and fast access of any device to the internet and the virtualization provided by the cloud make it possible to collect and utilize the vast worldwide computing potential in a distributed computing system, reviving the already-known paradigm of grid computing and enhancing it with the reliability, scalability, and automation provided by the cloud. At the same time, the lessons learned from the past make us steer clear of development strategies that have the grid technology as the only guiding star: for such a massive commercial project to be successful, any development choice, from architecture to applications, must be driven by evident market demands and clear economic visions, that spur the adoption of grid computing as key to solving market-inherent cost-benefit problems.

2 A new model: ByteNite

ByteNite is a commercial, centralized, service-oriented grid computing system based on subscriber devices’ processing capacity, realizing a high-throughput computing environment for utility computing purposes. Rather than an online marketplace, where buyers and sellers are directly put into contact, ByteNite creates two different and separate hubs that are accessible by the purchasers of computing services (“users” or “customers”) and by the suppliers of computing power (“workers” or “suppliers”), respectively, brokering the management of computational resources to keep the two segments well coordinated and functioning.

The three components that build up ByteNite’s grid computing system are the following:

- **Core System**
  The core middleware, or backend layer, responsible for managing, scheduling, retrieving, transforming, transitioning, sending, organizing, and validating the users’ computational jobs. It stores and makes accessible at any moment all the users’ and workers’ data, including job history, activity, wallet balances, and device info. It also generates quotes, collects users’ payments, and distributes rewards to workers.

- **ByteNite Computing Platform**
  A user-level middleware available as a software-as-a-service platform, accessible through a web UI or an API, exposing both ready-made and custom-made computing services (“applications”) to customers. On the platform, users can configure, submit, and pay
for computing jobs, as well as upload and download their data (inputs and outputs),
and watch their job history, jobs states, and summary usage. They can automate the
execution of their jobs via recurring tasks and automation pipelines.

ByteNite Worker App
A piece of software that runs on workers’ devices and enables them to receive, queue up,
process, send back, and clear up computing tasks, according to programs shipped with
each task and run inside the App. The Worker App also makes available and visible the
summary of completed tasks and their credits; hence, it allows workers to redeem their
credits by converting them into several forms of reward, including cash.

In other words, ByteNite provides software to connect the users to the system, schedule
the workload, and connect the computational grid to the system. The workers supply the
fabric layer consisting of distributed computing resources, and the users provide all the inputs
that feed the applications, including data.

ByteNite stands in the market as a provider of high-throughput computing services. It
targets small- and medium-sized companies seeking faster performance at more affordable
prices than the cloud, and enterprises that operate daily with big volumes of data and need
to speed up their workflows. In both cases, ByteNite helps fulfilling performance goals
for specific applications that generate loosely coupled or independent tasks. ByteNite will
develop three target applications that represent its core mission and an extraordinary market
opportunity: Video Encoding, Graphics Rendering, and Computer Vision. In addition to
being three of the most intensive commercial computing activities, these applications are
well-suited for distributed computing as each of them generates workloads that can be divided
into multiple, independent smaller tasks. On the other side, ByteNite’s customers will be
provided with the tools to develop their own distributed applications to run on the grid
resources using ByteNite Computing Platform. It is possible to find a variety of use cases for
such tailor-made solutions in the media & entertainment industry, as well as in the financial
and healthcare sectors.

On the other side, ByteNite offers a solution to make passive income out of ordinary
devices, like personal and office computers, smartphones, tablets, small servers, and eventually
even a wider range of IoT devices like video game consoles, TVs, home appliances, and
industrial electrical machinery. Whilst in 2022 we have online marketplaces to effortlessly sell
or rent out almost everything, from material belongings to volatile goods like electricity, it is
not yet possible to rent out our devices’ exceeding computing capacity in the matter of a few
minutes. ByteNite brings together the technology to enable such a monetization possibility
with a smooth onboarding of the workers, by streamlining the workflow and condensing all
the interactions into a single piece of software, ByteNite Worker App.

Innovation
ByteNite is the first distributed computing solution to combine the following accomplishments:

- Uses heterogeneous, cross-platform, both mobile and desktop devices located anywhere
  as worker nodes; Creates a computing-capacity sharing economy based on the trade of
distributed processing tasks with real money;
- Is open to everyone;
- Constantly monitors performance and automatically turns it into business requirements
  and price adjustments;
- Manages non-deterministic behaviors with a centralized scheduling system based on both
  a-priori and a-posteriori fault-tolerant techniques.
ByteNite has the mission of becoming the first worldwide grid powering a general-purpose high-throughput computing system, where everybody can build and run their distributed applications or use ready-made flagship computing products. ByteNite’s values are enclosed in following attributes:

- **Availability**
  The extension of ByteNite’s grid, together with its devices’ diversification, geographical distribution, and heterogeneous connectivity, allows and guarantees flexible provisioning of computing resources at any time.

- **Agility**
  The commodification and customization of computing services, plus the existence of an optimal delivering pipeline, make the entire process from data ingestion to output upload extraordinarily agile.

- **Speed**
  The more nodes are in the grid, the less time is needed to process partitioned jobs. This fact makes ByteNite competitive and preferable to the classic cloud and on-premise computing for various use cases.

- **Sustainability**
  Deploying distributed computations on existing and commonly active devices is an environmentally-friendly alternative to using server farms, provisioning new hardware, and building new infrastructure. ByteNite’s distributed computing model guarantees an inherent heat dispersion from devices’ processors that are connected from different locations, removing the need for artificial cooling of rack-mounted servers. In addition, old or unused devices can be turned into ByteNite’s workers instead of winding up in the trash, contributing to lowering the pollution caused by electronic waste.

- **Security**
  Data is at the core of ByteNite’s business, and so is cybersecurity. All data coming to and from ByteNite’s system is encrypted and handled in isolated runtime environments, and workers are constantly monitored and readily excluded if deemed potentially malicious. In addition, ByteNite’s reliance on a robust and certified cloud grants it ready and updated cybersecurity policies and implementations that are nowadays standards for all cloud-based software companies.

### 3 ByteNite’s Core System

In this section, we shall give a brief overview of how ByteNite works from a backend perspective: how its Core System is structured, what the components responsible for running the services are, and what stages the general workflow is composed of.

#### 3.1 Architecture

ByteNite’s Core System has a micro-services architecture. Each service represents an independent and scalable backend component running in the cloud and interfacing with the Worker App, the Computing Platform, and the other components through dedicated APIs. The architecture diagram is depicted in Figure 1.

The following internal services run the business logic and are not exposed publicly:

- **Partitioner** verifies the integrity of data uploaded by the users through the Computing Platform, and splits it into smaller chunks suitable for worker devices. A task record is created for every chunk, and the record ID is queued on a job-specific Redis queue.
The Feeder manages and supervises the whole task scheduling system. It takes tasks from job-specific queues and puts them in a global task queue ready to be consumed by the Tasks API. Tasks are sorted according to a scheduling algorithm that considers the availability of computing resources in the grid, the job’s requirements, and the user’s preferences.

The Validator verifies the integrity and correctness of results sent by the worker apps. Different jobs could use different validators.

The Assembler collects completed and validated tasks from the Validator and assembles them into larger chunks until it has rebuilt the full processed data file, which is uploaded to a cloud storage bucket accessible from the Computing Platform.

The Reward System is responsible for clearing ByteChip transactions between ByteNite and the workers and ensuring that all balances are constantly updated.

The customer APIs handle communications with the Computing Platform:

- The Jobs APIs allow the Computing Platform to create and configure new jobs, send input data, send and receive state updates, and fetch download links.
- The Billing API allows the Computing Platform to access billing and payment information.

Similarly, the worker APIs connect the Core System with the Worker Apps:

- The Tasks APIs allow the Worker App to fetch new tasks, download the data and programs, and send back results or abort the task.
- The Wallet API allows the Worker App to get the ByteChip balance and history and to request and record ByteChip expenditures in services or payouts.
- The Devices API connects to Firebase to fetch information about task and device states, user authentication, and device preferences. This is the only server-side component that connects to Firebase.

Finally, ByteNite’s data is sorted and stored in the following components:

- The Cloud SQL Database is a SQL database that supports atomic transactions. It stores all data with persistence and consistency priorities over access performance.
- The Firebase Database stores all device-related information like hardware specifications and device state and handles authentication. This is the only database that directly interfaces with the devices.
- The Redis Databases are fast databases for internal usage that handle short-run storage for frequent reads, writes, and inter-service messages.
- The Cloud buckets are web-based folders with access restrictions that store files downloaded or uploaded by the users.

### 3.2 Workflows

ByteNite fulfills its twofold mandate of collecting users’ jobs and distributing them to the grid through several recurring workflows. Each workflow is a set of rules and actions happening either in the Core System, on the Computing Platform, on the Worker App, or among them, that is well-coordinated with the other processes and designed to make the whole execution fault-tolerant and agile. From a 360-degree perspective, the processing of a job can be summarized as follows.

When a new job is submitted on the Computing Platform, ByteNite sets up a pipeline between the user and the grid. First of all, the Feeder builds the framework of the scheduling logic for that specific job, and the Reward System estimates its cost. Hence, the job starts and the Job Upload API streams the input data to the Partitioner, creating chunks on the...
fly and passing each of them on to the Feeder. The Feeder wraps them with an executable, forming tasks that are scheduled and sent to the grid. The distribution logic established by the scheduling algorithm run by the Feeder guarantees the abstraction of the scheduling from the actual delivery so that the process is completely automated and reliable. In particular, the algorithm of the Feeder enforces a concept of “first come, first served”, thanks to which no data chunk needs to wait for a specific device to show up, but every chunk is appended to global queues from which the next available device can download it. Every device competes in the grid to process as many tasks as it’s eligible for, and its only assignment is to tune in with ByteNite’s server waiting for new tasks in the global queues, to process them and upload back the results. The grid responds asynchronously, sending back processed tasks from multiple devices. When node failures or delays are encountered, several measures are adopted to guarantee a hassle-free continuation of the processing. In any case, the workflow continues up to the moment when all tasks have been successfully processed, retrieved, and validated. Finally, the Assembler quickly rebuilds the integral output using indexes contained in tasks’ metadata and uploads it to a Cloud bucket immediately available to the user.

All data that goes through the Core System is temporarily stored and released as soon as a job is completed, except for the final output that could be stored in a Cloud bucket for 24h. This, together with the fact that neither the Partitioner nor any other services are tasked with the heavy lifting of data processing, make the execution of ByteNite very light, removing the need to maintain a high-capacity infrastructure. At the same time, ByteNite can control the inflow and outflow efficiently and take care of the integrity and security of data processing. Figure 2 gives a representation of the general workflow described above.

References

1. Boinc. URL: https://boinc.berkeley.edu/.
2. Climateprediction.net. URL: https://www.climateprediction.net/.
3. Distributed.net. URL: https://www.distributed.net/.
4. Einstein@home. URL: https://einsteinathome.org/.
5. Htcondor. URL: https://htcondor.org/.
7. Seti@home. URL: https://setiathome.berkeley.edu/.
8. Sweatcoin. URL: https://sweatco.in/.
ByteNite: A New Commercial Model of Grid Computing


Figure 1 ByteNite’s Core System architecture diagram.
Figure 2 An illustration of ByteNite's general workflow.
Challenges and Opportunities in C/C++
Source-To-Source Compilation

João Bispo
University of Porto, Portugal

Nuno Paulino
Faculty of Engineering, University of Porto, Portugal

Luís Miguel Sousa
Faculty of Engineering, University of Porto, Portugal
INESC TEC, Porto, Portugal

Abstract
The C/C++ compilation stack (Intermediate Representations (IRs), compilation passes and backends) is encumbered by a steep learning curve, which we believe can be lowered by complementing it with approaches such as source-to-source compilation. Source-to-source compilation is a technology that is widely used and quite mature in certain programming environments, such as JavaScript, but that faces a low adoption rate in others. In the particular case of C and C++ some of the identified factors include the high complexity of the languages, increased difficulty in building and maintaining C/C++ parsers, or limitations on using source code as an intermediate representation. Additionally, new technologies such as Multi-Level Intermediate Representation (MLIR) have appeared as potential competitors to source-to-source compilers at this level.

In this paper, we present what we have identified as current challenges of source-to-source compilation of C and C++, as well as what we consider to be opportunities and possible directions forward. We also present several examples, implemented on top of the Clava source-to-source compiler, that use some of these ideas and techniques to raise the abstraction level of compiler research on complex compiled languages such as C or C++. The examples include automatic parallelization of for loops, high-level synthesis optimisation, hardware/software partitioning with run-time decisions, and automatic insertion of inline assembly for fast prototyping of custom instructions.

2012 ACM Subject Classification Software and its engineering → Compilers; Software and its engineering → Source code generation; Software and its engineering → Development frameworks and environments; Software and its engineering → Software maintenance tools

Keywords and phrases Source-to-source, compilation, transpilers, C/C++, code transformation

Digital Object Identifier 10.4230/OASIcs.PARMA-DITAM.2023.2

Category Invited Paper

Funding Luís Miguel Sousa: This research has been partially sponsored by the Portuguese Science Foundation (FCT) under research grant SFRH/BD/10002/2022.

Acknowledgements We would like to thank José G. F. Coutinho for reviewing the paper and the useful feedback.

1 Introduction

When writing compiled software in languages such as C and C++, we rely on modern compilation toolchains, such as LLVM and GCC. Such toolchains are incredibly complex pieces of software [15], which are capable of not only correctly translating the code into other languages, usually machine-level, but also of transforming and optimising code, to meet non-functional requirements such as better execution time or smaller code size.
Challenges and Opportunities in C/C++ Source-To-Source Compilation

Compiler research at this level is usually done by working directly with the source code of these toolchains, typically by forking existing versions to implement the required modifications. Developers have employed several techniques to improve usability of compilation toolchains, such as well-defined low-level Intermediate Representations (IRs) [26, 40], pluggable compiler passes [47] or Domain Specific Languages (DSLs) that generate code for the toolchain, such as Tablegen [33].

However, there are a number of challenges inherent to this approach. Low-level IRs are extremely important, as a common representation for distinct input languages, but it is common for useful semantic details of the original high-level language to be lost in translation [53]. Traditional compiler IRs are usually tied to a specific computing model (e.g. the von Neumann machine), which can increase the difficulty of using the same IR to target other computation models. Since each compiler has its own IR, custom compiler passes become tied to a specific compiler, and the development flow of modifying a complex tool such as a compiler toolchain makes sharing and reusing custom passes difficult, imposing a significant entry barrier to researchers whom are not compiler experts but wish to explore code analyses and transformations.

We consider that this area is ripe for more high-level approaches, and recent developments such as Multi-Level Intermediate Representation (MLIR) [27], part of the Low Level Virtual Machine (LLVM) framework, confirm this vision. In particular, C and C++ source-to-source compilation, as a first step in the compilation toolchain, has been previously proposed as a complementary approach [6, 44, 5, 22], and our experience indicates it can help address these challenges. The ubiquity of C and C++ puts the languages in a special position that justify using them as an IR, in the same sense that compilers traditionally use low-level IRs, but at a higher abstraction level.

However, C and C++ are complex languages, making source-to-source very challenging in this case. We identify several challenges related to C and C++ source-to-source compilation, which include restrictions in the code that can be parsed, difficulties in integration and interaction with traditional compilers, dealing with complex IRs, as well as other competing technologies.

On the other hand, we consider that these problems are not insurmountable, and we also identify possible solutions and opportunities, such as using unmodified established parsers, propose workflows that do not require recompilation or starting from complex codebases, distinguish between human-level and compiler-level use cases (and take advantage of both), and provide high-level environments that promote testing and prototyping.

We have previous experience with source-to-source compilation for C and C++, and we have had the opportunity to implement several of the ideas presented here in our own compiler, Clava. Several works have already used Clava as a way to analyze and transform C and C++ code, and we show several examples of what has been possible after applying these ideas and techniques.

Source-to-source for C and C++ is not new, and many tools have already been developed. Section 2 introduces several of these tools. Section 3 presents the identified challenges, and Section 4 possible solutions and opportunities. Section 5 presents Clava, as well as several works that have used and extended the compiler, and Section 6 concludes the paper.
Source-to-source compilation (also commonly called *transplilers*) are tools whose output is code still in a high-level language, and in many cases, the same as the input language. This technology is widely used and quite mature in certain ecosystems, most notably in JavaScript, where it is used, for instance, to provide backwards compatibility of newer language revisions [39].

Source-to-source compilers, after parsing, usually represent the code using an Abstract Syntax Tree (AST) as an intermediate representation. We can generally classify the way C and C++ source-to-source compilers perform transformations in one of two forms, text-based or IR-based. The former uses manipulation of the textual source input, using the AST as a guide; the latter uses manipulation of the AST itself, as an IR, emitting the transformed code directly from the AST. Due to the nature of C and C++, both approaches have uses. In particular, since C and C++ both support a text-based preprocessor, the code the parser receives can be significantly different than the original source code. This means that to apply transformations that preserve as much as possible the original source code (e.g. IDE refactoring), they should be applied before the preprocessor, directly to the text of the source code. However, this approach prevents the use of the AST as a modifiable IR, and usually requires frequent parsing steps. Using IR-based transformations provide a higher degree of flexibility, as well as a more robust base for building compiler passes over the source code. Such an approach can feed the output directly to the compiler, or feed back information to the source-to-source compiler, which can use it in a text-based transformation.

We can also classify the compilers regarding how a user can implement new transformations. We have identified two categories, frameworks and interpreters. Frameworks allow the implementation of new transformations by using the compiler as a library, and usually writing the transformations in the same language as the language of the codebase. The new transformations are in this way usually bundled inside a new version of the compiler. Interpreters are compilers that besides the source code, also accept as input the transformations to be applied, defined in a language that can be different from the language of the codebase of the compiler. In this approach, the compiler does not need to be modified to execute new transformations.
2.4 Challenges and Opportunities in C/C++ Source-To-Source Compilation

2.1 Source-to-Source Compilers for C and C++

Table 1 summarizes the characteristics of several notable source-to-source compilers for C/C++. Nearly all are openly accessible, and based on AST manipulation. But often they are limited to a subset of C/C++, require modifying and recompiling internal codebases, and/or are designed with a specific set of transformations in mind.

- Clang [31] itself provides some text-based source-to-source capabilities. Specifically, Clang’s libTooling library provides a Rewriter class that can be used to manipulate the source files[43]. User specified transformations are written in C/C++, and invoke libTooling as an API that uses the AST generated by the Clang parser to navigate the code. By matching AST patterns, approaches such as auto-vectorization [25] or insertion of OpenMP boilerplate from templates [7] can be achieved. Access to the Clang AST provides precise manipulation capabilities, but requires expertise on compiler concepts, and is therefore geared in particular towards developers already familiar with the Clang/LLVM ecosystem. Finally, in contrast to most approaches in Table 1, the source code is modified by re-writing the input file directly, rather than re-emitting code from a modified AST. This preserves any pre-processor macros present in the input code;

- The ROSE [44] compiler supports C/C++ and FORTRAN (and others), and supports generic AST-based transformations over its own IR, generated by a parser based on Edison Design Group (EDG)’s front-end[1]. It is itself implemented in C/C++, and supported by an additional tool, ROSETTA, to (re-)generate the IR if needed. User transformations are implemented by direct manipulation of the ROSE IR using the provided C++ APIs. Examples of transformations already present in the compiler are auto-parallelization of loops, as well as optimizations such as loop fissioning and fusion;

- The Insieme infrastructure [18, 22] first parses the input C/C++ into its own IR, INSPIRE [23], which is generated from the AST produced by the Clang parser. INSPIRE is designed to expose parallelism explicitly. The backend generates transformed C/C++ (optionally OpenCL) which interacts with the Insieme runtime, used to dispatch workloads onto parallel resources. Thus Insieme is specifically geared to transform sequential code onto parallel oriented paradigms, specifically, thread oriented workloads;

- Cetus [5] is written in Java and also supports AST-based transformations. Its primary purpose is automatic optimization of a supported subset of ANSI C, specifically for automatic parallelization. Cetus internally implements a set of ten transformations for this effect (five general optimization passes, and five parallelization passes), which have shown to produce improvements when applied to the NAS Parallel Benchmarks [48], versus manually parallelized versions. These transformations are part of the Cetus Java codebase, and to implement new custom transformations one needs to fork and extend the compiler;

- Artisan [51] is a Python3 package focused on providing source-to-source compilation for heterogeneous platforms. It uses Clang to parse the code, and accepts analysis and transformations implemented as Python scripts. Its main use case is hardware/software partitioning targeting CPU + Field-Programmable-Gate-Array (FPGA) systems. Namely, Artisan aims to automate the application of known design patterns and optimizations that are required for performance maximization when targeting parallel oriented computing paradigms. Some integration issues are addressed, by abstracting High-Level-Synthesis (HLS) tools, their invocations, and resulting artifacts as Python objects. Notably, Artisan can generate OpenCL work-group oriented code from agnostic C/C++;
The C Intermediate Language (CIL) [37] approach recognizes that C/C++ contains many complex constructs, hampering a straightforward analysis of source code. The aim of CIL is to convert C code to a representation that, while not being a proper subset, is close to C, and easier to work with. It uses a custom parser that supports ANSI C, including custom Microsoft and GNU extensions, and generates a high-level representation that preserves most semantic information of the code. The representation contains simplifications such as removing redundant constructs and syntactic sugar, making implicit casts explicit, and separating value evaluation, side-effect creation, and control-flow changes. It also incorporates a Control Flow Graph into the representation to simplify the analysis. After this conversion, it applies any transformations that the user has specified, using an embedded DSL in OCaml [30], and outputs the transformed program;

Mercurium [6] is a source-to-source infrastructure developed by the Barcelona Supercomputing Center, based on a custom parser that supports C/C++ and Fortran, and uses a common shared IR. It is one component of a framework for OpenMP based parallelisation, capable of retargeting code to GPUs (i.e., CUDA) as well as FPGAs [11]. Mercurium is designed as a platform for fast testing and development of new OpenMP extensions, but it is extensible and has been used to implement other computing models. New transformations are given to Mercurium as plugins written in C/C++, and loaded at runtime to act as compiler passes;

Coccinelle [29, 28] was created in 2006 in the specific context of maintaining the Linux kernel, and has since been extensively used. It is based on a DSL whose syntax is inspired by diff logs, and can express semantic patches to be applied throughout the entire codebase. The transformations are text-based, as it uses pattern matching rules to replace, for instance, certain API call changes that occur due to implementation changes in underlying device drivers. Multiple pattern matching rules can be applied in sequence, on one input C file at a time. Although designed for a very specific use-case, its strong adoption and impact on the maintenance of the Linux kernel illustrates the potential of source-to-source tooling;

The Clava compiler [9] is built on top of the LARA framework [41], which enables the specification of complex code analyses and transformations via JavaScript scripts. Like Cetus, it is implemented in Java. It relies on an unmodified version of Clang’s parser to generate a C/C++ AST that is very similar to Clang’s [31], but extended to allow for transformations to be applied directly to the AST. New transformation passes can be specified as separate JavaScript files processed by Clava, without the need of modifying Clava itself;

Despite these efforts, a number of challenges persist. We detail them in the following section.

3 Challenges

Source-to-source compilation of C and C++ presents several challenges, which some authors have previously identified. For instance, Milewicz et al. [35] focus on the limitations that source-to-source tools present in an HPC environment. Although the work is not specifically about C and C++, these languages are also widely used in HPC, so several of the presented challenges apply. Next are the main shortcomings of C and C++ source-to-source compilation that we have identified, based on several of the tools and works in the state of the art.
3.1 Limited support for the input languages

It is common for many source-to-source tools to implement their own parsers, in order to have greater control over the generated IR, which usually is an AST. However, C, and in particular C++, are very complex languages, which are still in active development [20, 21]. Often, many C and C++ source compilers support only a limited subset of the language or a specific standard (e.g. a commonly supported standard is ANSI C [5]).

Use of C-style macros and C++ templates also increases parsing difficulty, since they can be complex and not fully supported by custom parsers, or not obvious how to handle in a source-to-source context. In an evaluation of OpenMP performance measurement mechanisms, Huck et al. remark on the difficulty a source-to-source based mechanism had when dealing with C macros [19].

3.2 Integration with existing toolchains

Since code transformations must be applied before compilation, it is not clear how to efficiently integrate a source-to-source step into standard toolchain. Additionally, since the source-to-source compiler is a separate tool from the compilation framework, the C and C++ compiler will most likely not be aware of the source-to-source transformations.

When implementing a high-performance library for statistical phylogenetics, Ayres et al. opted to implement a C API integrated into the language, rather depending on an external tool that needs to translate the code [4]. Alternatively, McCormick et al. propose a DSL, as an extension of C and C++, that allows to define and operate over mesh data types [34], and that is integrated along the several stages of the LLVM framework, from the parser (Clang) to the debugger (LLDB). They mention that their solution has several advantages over source-to-source approaches, such as keeping domain-specific information along the toolchain and better support for debugging, although they recognise their approach is more complex than an equivalent source-to-source one.

3.3 Unintended interactions with the compiler

Since source-to-source analyses and transformations are applied before compilation to lower abstraction levels, it might be unclear how source transformations will affect compiler-driven optimization passes in a general case.

For instance, Denis et al. [12] measures numerical accuracy by replacing standard floating point operations with equivalent ones that use Monte Carlo Arithmetic. They observe that source-to-source approaches are not able to capture the influence of compiler optimizations on the numerical accuracy, since replacing the standard operations with library calls prevents such optimizations.

Although not exclusive to source-to-source approaches, Kruse et al. [24] point out that polyhedral loop optimisations, while very promising, usually are not activated by default in standard optimisation levels (e.g. -O3) because they are applied before other compiler passes and interfere with them. In particular, they refer to the introduction of scalar dependencies by the polyhedral optimisations that the Single Static Assignment (SSA) representation does not handle well. Additionally, since in this case the polyhedral optimizations are done at the beginning of the pipeline, no passes such as inlining have been applied yet, which limits the applicability of the optimisations to small loops.
3.4 Limitations in source code as an IR

Low-level IRs strive for a level of parsimony that allows to reduce complexity when handling and transforming them. In this regard, languages such as C and C++ are in comparison more complex, with a larger number of constructs. This increases the difficulty of using them as an IR, since there are more cases to consider when creating analyses and transformations, which also reduces generality.

Besnard et al. [8] propose a library that adds support for a shared-memory paradigm via threads in an MPI context, which is a distributed-memory paradigm, in order to use an MPI-only solution for both local and distributed communication, instead of a mixed solution (e.g. MPI + OpenMP). One of the necessary modifications is to privatise shared, global variables, and although they say that a source-to-source approach would improve the portability of the solution, they refer that it requires elaborate data-flow analyses done over complex data-types and potential indirect references.

Similarly, Adamski et al. [2], which proposes an heuristic for polyhedral analysis with run-time information, mentions they chose to implement their approach in LLVM-IR instead of at the source-level due to features such as SSA representation and more explicit data dependencies and control flow.

3.5 Competing technologies

A recent contribution to the compiler research space is MLIR [27], as part of the LLVM project. This novel approach introduces an intermediate representation that aims at solving certain shortcomings of LLVM-IR related to targeting non-conventional computing models and heterogeneous architectures. MLIR provides an SSA based, recursively-nested IR whose semantics are encoded in user-defined dialects, which encapsulate operations, data type schemata and transformations within the same and between other dialects. This technology allows the reuse of many kinds of compiler passes, across several abstraction levels. There is one preferential direction in the transformations (i.e., lowering transformations), but recent works address the opposite flow, i.e., raising transformations [36, 10].

The entry point has mainly been high-level DSLs that can be lowered to several targets (e.g., LLVM-IR, CUDA, HDL), but there is an increased interest in providing MLIR parsers and dialects for languages such as C/C++ [32]. Together with MLIR’s ability of moving between abstraction levels, it can be considered as a potential competing technology to source-to-source compilers.

4 Opportunities

We consider that several of the challenges presented in Section 3 are not insurmountable, and that there are opportunities for better and more accessible source-to-source compilers for C and C++, which will allow novel workflows and applications.

4.1 Reuse of existing parsers as-is

As mentioned in Section 3.1, limited support of the C and C++ languages is a common issue. Most of this limitation stems from tools using custom parsers [5][14]. When developing a C or C++ source-to-source compiler, we consider that in almost all cases, parsing the language should be offloaded to third-party libraries, and the use of custom parsers should be avoided. Parsing C and C++ is a very difficult problem that should be handled by projects dedicated to this task.
Several tools already do this. In particular ROSE [44], arguably one of the most successful C and C++ source-to-source compilers, since the beginning has used the EDG’s proprietary C++ front-end as a parser, while more recent approaches tend to use Clang as a front-end [18, 51]. Additionally, we think it is highly recommended that the third-party parsers are used as-is, with no modifications. Since C and C++ are still evolving languages, this allows an easier update path, when new standards or language features appear.

4.2 Improved composability and compatibility

Since the external interface of source-to-source compilers is the target language itself, such tools should take advantage of this and provide easy and seamless integration with compilation environments and toolchains. Compiler toolchains for compiled languages such as C and C++ are already a collection of many different tools that are called back-to-back. Source-to-source compilers can be easily integrated in such a flow, as another tool in the toolchain (e.g., Insieme provides a driver that works as a drop-in replacement for calls to the GCC or Clang driver [18]).

We also advocate for approaches that extend the compiler without the need to change the compiler itself, e.g., through APIs that the compiler interprets, or plugins that can be dynamically loaded. A user should be able to download a given custom library that is immediately ready for use, similar to how we are able to seamlessly use third-party APIs in most modern programming languages (e.g., Maven dependencies in Java, Pip in Python, npm in JavaScript).

We consider such an approach can provide better support for composing different works from different authors, when compared with an approach that requires modification of the compiler toolchain itself and distribution of a custom executable. It allows users to simply pick and choose from existing solutions, and ideally, use the same system to easily implement and integrate their own analyses and transformations.

This composability can be extended to the use of different source-to-source compilers. Tools that target the same language are most likely compatible with each other by default, as long as they support the language constructs present in the source code, which allows further possibilities in mix and match scenarios.

4.3 Widening the scope and taming complexity

Usually source-to-source compilers are used in what we can call human-level use cases, that is, automating transformations a human programmer would do if they had the resources or experience to do themselves directly over the source code (e.g., recursive functions to iterative models, array flattening, loop interchange). Usually the output is code that is still readable by humans. We consider that source-to-source compilers should also embrace what we can call compiler-level use cases, where the source-code is treated as a low-level IR, where several compiler passes are applied, changing the code as much as needed. The resulting code is not necessarily seen by a human, and can go directly to the compiler. The two approaches are not mutually exclusive. A user can apply compiler-level techniques that dramatically change the code, in order to extract information, and then discard the changes and use the extracted information in human-level techniques (see Section 5.1).

To use C or C++ as an IR where compilation passes can be applied, it is important to deal with the complexity of the languages. One way to handle this is for source-to-source compilers to provide normalisation or canonicalization passes, similar to what traditional compilers do for lower-level IRs. Such passes can be very generic and easily reused, and can significantly reduce the complexity of using C or C++ as an IR (see Section 5.4).
One of the advantages that is often pointed out about using mature compilation frameworks such as GCC or LLVM is the possibility to reuse several analyses and transformations that are already implemented. The same principle can be applied to source-to-source frameworks, if they allow simple reuse of compilation passes, in particular if the observations in Section 4.2 are followed. Several of the same transformations that are usually done by a compiler in low-level IRs can be useful if available on a source-to-source level (see Section 5.1, which extensively uses inlining during analysis to increase the number of loops that can be parallelized).

Other ways to tame complexity in source-to-source approaches include minimizing the quantity of automatically inserted of code by using instead libraries and inserting code to call them, or providing high-level abstractions that hide the complexities of the language (e.g., APIs for inserting instrumentation code [42]).

4.4 Testing and Prototyping Environments

We consider it is crucial to have a testing environment that allows to easily and quickly test source-to-source transformations. Since source-to-source tools usually are the first step in a compilation toolchain, they are in a privileged position in such flows, opening the possibility for integrated environments where parsing, analysing, transforming, compiling and executing an application can be accomplished from within the same script. Such environments naturally allow design-space exploration (DSE) loops, and the possibility of exploring strategies that use run-time information, at any level of the compiler toolchain [38].

This can also be the base for a prototyping environment for compiler transformations that is lighter than going directly to a traditional framework. An initial implementation can start as a source-to-source transformation, for testing and validation (see Section 5.4), and after the work reaches a certain level of maturity, it is developed and integrated in a traditional compiler toolchain. Also, the same environment can be used to implement very specialised transformations that might not justify integration into a traditional compiler framework, and that can be easily enabled or disabled according to the target compiler or machine.

4.5 Make compilers in general more accessible

Some of the opportunities presented here are not limited to source-to-source compilers, but could potentially be applied to low-level compilers in general. Take for instance, the MLIR technology, which is a C++ framework that should used as a library to build your own compiler. This is expected since, similar to LLVM, it is a framework for building compilers. However, taking into account how extensible MLIR is, it is a privileged position to provide mechanisms such as the ones mentioned in Section 4.2.

Currently, there are three main methods to use or extend MLIR: C++, Operation Definition Specification (ODS) and Python. Since MLIR is a C++ framework, we can directly write heavily templated C++ code to implement our own dialects, which mainly contain operations and transformations, but can also contain custom types. This can be quite cumbersome, so MLIR supports defining operations and data types using a DSL, TableGen1, that generates MLIR-compatible C++ code. Finally, there are Python bindings that allow inspecting and transforming the IR with existing dialects, but not defining new dialects.

Although MLIR is a noticeable improvement in accessibility regarding LLVM (and LLVM itself also improved upon its predecessors, such as GCC), we consider there is still considerable room for improvement, for instance, by providing environments such as the ones proposed in

---

1 [https://llvm.org/docs/TableGen/](https://llvm.org/docs/TableGen/)
Section 4.4. There are already works that tackle these issues, such as Vasilache et al.\[52\] which, among other things, propose an embedded DSL for Python that allows the creation of MLIR operations from within Python.

Finally, although the technology is not there yet, it can become a very interesting framework for creating source-to-source compilers. This can also provide a means of going beyond the LLVM ecosystem, for use cases where the target compiler is not under the developer’s control (e.g. embedded systems).

5 Illustrating C/C++ Source-to-Source with Clava

The previously mentioned Clava compiler is our own work on source-to-source for C/C++ (as well as other C-like languages, i.e., OpenCL, CUDA) \[9\]. As we have used it to address some of the challenges and opportunities outlined previously, we now provide some additional details as well as example use-cases.

Clava relies on an unmodified version of Clang’s parser to generate its own IR, the Clava AST. This IR is very similar to Clang’s AST, albeit with some differences. Besides some normalization steps (e.g. nodes such as `if`, `for`, `etc` always contain a scope block as a child), the main difference is that the Clava AST is built to be modified and emit the equivalent C/C++ code that its current structure represents. The decision to use Clang as-is proved to be fruitful, Clava has gone through two Clang updates (from 3.8 to 7, and from 7 to 12) with a reduced number of modifications.

To extend Clava, one does not need to change the compiler (i.e., modify Clava’s own codebase). Instead, custom analyses and transformations are written as JavaScript scripts, which Clava interprets and applies over a given source-code. The scripts represent a standard JavaScript programming environment that has access to the Clava AST, as well as having access to source-to-source specific APIs, such as instrumentation, or compiling and executing the modified code from within the script. New APIs can be added by specifying, as a configuration parameter, new include folders to other JavaScript files. Additionally, Clava is a cross-platform Java application that does not require installation or dependencies, and provides a CMake\(^2\) package which applies the scripts to any C/C++ CMake project with very little effort.

A brief example of these capabilities is shown in Listing 1. The JavaScript APIs provided by Clava allow for selection, analysis and modification of C/C++ code constructs, such as functions, loops, `if-else`s, etc. For this example, the transformation specifies that the input code, shown in Listing 2, should be queried for a function named `foo`, and then return a list of all loops within the function body. For each loop, a comment is inserted prior to the loop in the output code, shown in Listing 3. The comment includes the line number of the loop in the original code. The function `insertBefore()` also accepts strings, in case we want to insert literal code, however, we consider that it is preferable to create and insert nodes.

```javascript
laraImport("weaver.Query")
laraImport("clava.ClavaNodes");
for(const loop of Query.search("function", {name: "foo"}).search("loop"){
    const commentNode = ClavaNodes.comment(" Loop at line "+ loop.line)
    loop.insertBefore(commentNode)
}
```

**Listing 1** Javascript file defining a Clava transformation to insert comments prior to loops.
We chose to rely on externally specified transformations in a widely adopted language such as JavaScript in order to lower the entry barrier and raising the abstraction level for compiler research. Next we present several examples that have used Clava to automatically analyse and transform code. Most of these works have extended Clava with new APIs implemented in JavaScript and, excluding the first example, they have been developed in the context of MSc theses.

5.1 AutoPar – Automatic Parallelisation of for Loops

AutoPar [3] is a Clava library that statically detects if a for loop can be parallelized or not, and if it determines that it can, generates an OpenMP pragma for the loop. This is an example that mixes human-level and compiler-level approaches. Initially, the code is heavily transformed, by inlining as many calls as possible in all loop bodies. The transformed code is then analysed and tested for parallelism. All changes are then discarded, and the collected information is used to generate OpenMP pragmas, which are inserted in the original code.

5.2 Insertion of High-Level-Synthesis Directives

Recent High-Level-Synthesis (HLS) tools such as Xilinx’s Vitis HLS generate hardware implementations of C/C++ functions, circumventing traditional hardware design via Verilog or VHDL. However, some expert knowledge is still required, as the HLS compiler cannot (currently) fully infer design intent or identify parallelism opportunities from what is, intrinsically, sequentially oriented code. Santos et al. [45, 46] use Clava to automatically insert pragmas which Xilinx’s HLS compiler uses as optimisation hints to generate better performing hardware implementations, avoiding the need for expert know-how, as well as design effort.

5.3 Tribble – Targeting Heterogeneous Systems

Tribble [49] is a Clava library for retargeting C/C++ applications to FPGA based heterogeneous systems. Target functions are identified with a single pragma statement, which Tribble first optimises and then passes to Xilinx’s High-Level-Synthesis. The original code is modified with the required OpenCL API boilerplate to invoke the generated circuit, while retaining the original software version. A user-defined scheduler [50] is also inserted to select, at runtime, which version (CPU or FPGA) to call based on, e.g., estimated compute workload.

5.4 Inline Assembly Insertion – RISC-V Custom Extensions

Henriques [16], developed a Clava API capable of rewriting C for loops marked with a user-specified pragma [17] as inline assembly that uses UVE [13] instructions, a custom RISC-V instruction extension for streaming and vectorization. To do this, the Clava AST was used...
as a traditional compiler IR, where a series of normalization steps were applied. The code was transformed to a functionally equivalent SSA-like format, facilitating the identification of streaming and vectorization patterns which map to UVE instructions. A final step inserts the inline assembly code, allowing for automatic generation of UVE assembly code from C code without forking an existing compiler. We consider that such an approach can contribute to faster prototyping of new extensions, and reduce manual assembly programming effort during the early stages of development.

6 Conclusions

In this paper we have provided a distillation of the insights acquired during several years working in C and C++ source-to-source compilation. We presented a short summary on several notable source-to-source compilers for C and C++, highlighted challenges relative to its further development and adoption, and opportunities that show potential for further work in this area. We also present how several of these ideas have been implemented in our own C/C++ source-to-source compiler, Clava.

We argue that conventional compilation approaches still have significant entry barriers and that source-to-source compilation can have a complementary role in bringing new people to the area. Furthermore, we consider that several of the techniques used to lower the entry barrier of source-to-source could also be applied to traditional compiler development. We also see potential for source-to-source compilation to be applied in scenarios that have been mostly exclusive to low-level IRs.

References


Challenges and Opportunities in C/C++ Source-To-Source Compilation


RUST-Encoded Stream Ciphers on a RISC-V Parallel Ultra-Low-Power Processor

Francesco Barchi
University of Bologna, Italy
Giacomo Pasini
University of Bologna, Italy
Emanuele Parisi
University of Bologna, Italy
Giuseppe Tagliavini
University of Bologna, Italy
Andrea Bartolini
University of Bologna, Italy
Andrea Acquaviva
University of Bologna, Italy

Abstract

Nowadays, the development of security applications is a relevant topic in the Internet of Things (IoT) and cyber-physical systems (CPS) fields. Different embedded architectures have been adopted in these areas, but the RISC-V parallel ultra-low-power (PULP) architecture stands out as a particularly efficient system. However, it has never been proposed to enable cryptography. In the context of video stream security, stream ciphers enable an efficient solution to ensure data privacy, and the exploitation of the PULP multi-core accelerator cluster paves the way to an efficient implementation of these ciphers. In this paper, we exploit the capability of the PULP architecture coupled with the code safety provided by the RUST programming language to design and implement an efficient stream encryption algorithm. We present a wrapper system between the development libraries of a PULP platform enabling the secure execution of a verified RUST-written implementation of ChaCha20 and AES-CTR, targeting a microdrones based video surveillance system. Experimental tests have resulted in an encryption efficiency of ChaCha20 of 2.3 cycles per Byte (cB), placing the resulting implementation at the state-of-the-art, in direct competition with higher-class architectures like Apple M1 (2.0 cB).

2012 ACM Subject Classification
Hardware → Emerging languages and compilers; Computer systems organization → Multicore architectures; Computer systems organization → Embedded software; Software and its engineering → Embedded software

Keywords and phrases Parallel Low-Power Embedded Systems, Rust, RISC-V, Stream Cipher

Digital Object Identifier 10.4230/OASIcs.PARMA-DITAM.2023.3
Category Invited Paper

Funding HORIZON-KDT-JU-2021-2-RIA-Focus-Topic-1, EdgeAI, 101097300

1 Introduction

New challenges require new technologies, and new technologies pose new challenges; this is particularly evident, in these last years, for Cyber-Physical Systems (CPS), whose challenges are becoming more and more evident. Will we be able to cope with the growing complexity of these devices that are increasingly interconnected and able to act and manipulate the surrounding reality? The CPS enabling factor is today, without doubt, the possibility to create pervasive and interconnected systems through the contribution of increasingly efficient

© Francesco Barchi, Giacomo Pasini, Emanuele Parisi, Giuseppe Tagliavini, Andrea Bartolini, and Andrea Acquaviva; licensed under Creative Commons License CC-BY 4.0

14th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 12th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms (PARMA-DITAM 2023).
Editors: João Bispo, Henri-Pierre Charles, Stefano Cherubin, and Giuseppe Massari; Article No. 3, pp. 3.1–3.12
OpenAccess Series in Informatics

Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany
System of Chip (SoCs) and wireless communication technologies (e.g., 5G, NB-IoT). The CPS topic reached the peak of inflated expectation in a recent Gartner analysis [1], and CPS risk management, an innovation trigger, started its ascent among the potentially relevant topics for the next five years. In our vision, the risk management of CPS passes through two orthogonal fields. Open instruction set architectures (ISA) for the next generations of embedded computing systems and new programming languages capable of capturing in their expressiveness the management of memory at such a level as to guarantee at compile time the absence of the most common threats to integrity and security of working memory.

More specifically, we identified in RISC-V and Rust language two enabling factors for the future of CPS. In this work, we face the interoperability challenge of compiling and executing RUST encoded software in an existing RISC-V platform; PULP [15, 16]. PULP is a parallel ultra-low-power system composed of a cluster in a chip. This architecture is commercially available as the GAP8 SoC of GreenWaves Technology and adopted by BitCraze to implement an expansion deck of Crazyflie, a state-of-art miniaturised Unmanned Aerial Vehicle (UAV) [9, 14]. Although versions of PULP equipped with hardware accelerators for cryptography operations have been previously presented [7], GAP8 has no dedicated hardware for security. We select this architecture to create a first attempt to integrate and parallelise in the GAP8 cluster the RUST implementation of the most used stream ciphers, ChaCha20 and AES-CTR. We will then exploit the high parallelism provided by the PULP architecture to be able to accelerate any algorithm that implements specific RUST traits (StreamCipher, StreamCipherSeek, and KeyIvInit) defined in the cipher crate. Then, an analysis of unsafe code regions, an analysis of parallelism scalability, and the framework’s use in a real-world scenario will be provided. Moreover, we will consider a secure video surveillance scenario using a microdrone (the previously mentioned Crazyflie) equipped with a GAP8 processor capable of sending an encrypted video stream via the WiFi network. The main contributions of the work are: i) We designed a method to interact with the PULP cluster from Rust code, describing the Foreign Function Interface (FFI) we used to interact with the specific platform SDK; ii) We provide a security analysis of unsafe regions and an optimised version of ChaCha20 for PULP without compiler support; iii) We demonstrated that existing RUST code (already assessed from a security point of view) can efficiently be integrated with a CPS, showing a real usage application and the performances obtained.

The rest of the paper is organised as follows. In Section 2 we provide some background on Rust and PULP. In Section 3, we describe the procedure we follow to expose Rust code for the PULP cluster. Finally, we discuss the results obtained on GVSOC and GAP8 in Section 4.

2 Background and Related Work

2.1 Rust and RISC-V architectures

The Rust programming language positions itself as a language that offers both high-level safety and low-level control and speed. Thanks to its rich type system and ownership model, many classes of bugs (e.g., dangling pointers, double frees, and data races) are eradicated at compile time [11]. At the same time, having no runtime environment or garbage collection facilitates integration on different classes of devices as well as with other languages. While a GCC backend is in the works, the current compiler toolchain still relies on LLVM for code generation and general optimizations. Formally, Rust can target different platforms and any architecture for which LLVM has support.

The language comes with a rich standard library, but a significant effort has been put into separating what a core part of the language is and what is not. From this perspective, it is worth mentioning that the standard library (std) has no privileged support. This design
choice stems from the fact that these additional pieces, particularly the standard library (or part of it), might not always be available on all targets, especially in bare metal systems or without operating system support. For instance, it is necessary to provide platform-specific allocators to employ dynamic allocation.

A formal comparison between similar C and Rust codebases in terms of safety (primarily related to memory bugs) is not yet available, partially due to the novelty of Rust. However, many high-profile adopters like Amazon, Google, and Microsoft have started migrating parts of their systems from C to Rust due to the vast majority of security bugs related to memory safety. In addition, formal efforts to support these claims have been started in recent years. In particular, the RustBelt project [10] provided the first formal (and machine-checked) safety proof for a realistic subset of the language.

### 2.2 PULP – Parallel Ultra-Low-Power Platform

The target architecture of this work is the Parallel Ultra-Low-Power Platform (PULP), an open-source architecture SoC including a microcontroller-class RISC-V core (fabric controller) coupled with a cluster of RI5CY [8] cores (up to 16). RI5CY is a RISC-V based processor with dedicated extensions for Digital Signal Processing (DSP) and machine learning workloads. The cluster cores share a multi-banked scratchpad memory called Tightly-Coupled Data Memory (TCDM, or L1), enabling single-cycle data access and promoting data-parallel programming models such as OpenMP. At the SoC level, the architecture features an L2 memory hierarchy level composed of multi-banked scratchpad memory; the L2 access latency is one cycle for the fabric controller and 15 cycles for the cluster cores. A DMA engine enables data transfers between the two memory levels. We consider a PULP instance including 8 cores, 512 KiB L2 memory, and 64 KiB TCDM.

### 2.3 Stream Ciphers

Stream ciphers are a particular type of symmetric ciphers that encrypt a sequence of plaintext digits by combining it with an equal length pseudo-random digit stream, usually obtained from the key. They bear a resemblance with one-time-pad (OTP), although the keystream is not truly random in this case. Unlike raw block ciphers, they can work on messages of arbitrary length without padding and are thus generally easier to employ in different application contexts.

While stream ciphers are enough for confidentiality, they do not always guarantee the authenticity of the ciphertext. For this reason, it is generally recommended to use Authenticated Encryption with Associated Data (AEAD), which combines encryption with some mechanism for tampering prevention. Examples of such authenticated ciphers are ChaCha20Poly1305, combining ChaCha20 with Poly1305, or AES with GCM or CCM modes. As support for the relevance of the aforementioned ciphers, they are the only ones allowed in TLS 1.3. [5]

In this work, we will only focus on the encryption part, which is suitable for parallelization, leaving authentication for future work. Note that the encryption component can be entirely reused when implementing the full AEAD algorithm. We thus chose ChaCha20 and AES-CTR for integration in our system, focusing primarily on ChaCha20 for its simplicity [13].
Figure 1 This diagram summarises the components (highlighted by a dashed border) developed to enable the execution of RUST code in a PULP application.

3 Methods

Figure 1 depicts the structure of modules we developed (dashed lines) to allow a GAP8 application (yellow box) to use a stream cipher implemented in RUST, exploiting the PULP extensions and the cluster-on-chip parallelism. Coloured dots are the interfaces between language domains. When RUST code needs to use functions implemented in C, we use the Foreign Function Interface (FFI) capabilities of Rust. On the contrary, when C code needs to use functions implemented in Rust, we use a `extern` block to guarantee the same memory layout C would use. The module structure is divided into three components:

- `gap_rust_sdk` is a wrapper of `gap_sdk`, it is described in Section 3.1.
- `gap_rust_sdk_w` is a C library developed to decouple certain `gap_sdk` functions that are otherwise not accessible to Rust code.
- `gap_rust_wrapper` is the wrapper between the stream cipher implementation and the `gap_rust_sdk`. It is described in Section 3.2
- `gap_rust_cipher_s` contains the entry point functions (C compatible) to execute a cipher procedure. It also contains the optimised code of streaming algorithms.

3.1 RUST Wrapper for PULP-SDK

The PULP SDK contains all the software stack of the PULP platform, including a C library that exposes all the features and capabilities to the programmer. Such a library is the perfect starting point for porting PULP functionalities to the Rust world, as it acts as the basic building block on top of which other libraries can provide their services. Thanks to Rust native compatibility with C, making those functionalities available in Rust is as easy as writing FFI bindings and linking against the PULP library binary. Automated tools to write the bindings exist but require the source code to be processed with Clang/LLVM. Unfortunately, this is not always possible due to compiler-dependent extensions in some implementations, like in our scenario with the PULP SDK that depends on specific GCC extensions available in the PULP toolchain.

`pulp-sdk-rust`, the Rust port of PULP SDK, comprises two different parts. One essentially exposes as is the functions of PULP SDK as Rust functions. For this purpose, apart from copying the signatures of the selected functions, it is necessary to map C types to Rust. The primitive C types have an equivalent Rust type either in the core language itself, like all
numeric types, or in the \texttt{cty} library, like void pointers. However, custom structs usually require a corresponding field-per-field definition in Rust, where the use of the \texttt{#[repr(C)]} attribute guarantees the same memory layout as C.

A special case is given by opaque structs or structs, for which only pointers are used, and no allocation in the Rust world is necessary. In this case, while void pointers are a valid representation, it is preferable to use opaque Rust structs to accurately map each type and provide type safety for function arguments. To represent such opaque structs in Rust, we can create a type with \cite{2}: i) at least a private field so that it is not possible to instantiate it outside of the module it is defined in; ii) attribute \texttt{#[repr(C)]} across FFI boundaries; iii) special markers for the compiler not to derive any unwanted property. Rust has special traits, called markers, to represent intrinsic properties of types. The ones that we are interested in here are \texttt{Send}, \texttt{Sync}, and \texttt{Unpin}. \texttt{Send} and \texttt{Sync} are used to regulate how types can be moved and shared in a multi-threaded environment. 
\texttt{Unpin} is used to signal that a type can be moved in memory after being explicitly pinned. Since we do not know how the C code accesses those structs and what they represent, a safe choice is not to let the Rust compiler infer any of those traits, which are automatically derived in regular circumstances. An example of an opaque struct in Rust is:

\begin{verbatim}
pub struct Foo {
    _data: [u8; 0],
    _marker: PhantomData<>(mut u8, PhantomPinned)
}
\end{verbatim}

However, in some cases, critical features like DMA functionalities are declared as \texttt{static inline} functions in the PULP SDK. Unfortunately, this means those functions are not visible to the linker and cannot be directly exposed to Rust code. Since maintaining compatibility with the PULP SDK is an important requirement, we chose to write a small C wrapper and provide it in the linking step like so:

\begin{verbatim}
void \_pi_cl_ram_read_wait_wrap(pi_cl_ram_req_t* r)
{ \_pi_cl_ram_read_wait(r); }
\end{verbatim}

Thanks to Cargo, the official Rust package manager, such a wrapper library is built and linked at compile time without any user intervention.

This first component alone is enough to provide all PULP-related functionalities in Rust, but it is not very ergonomic to use. For instance, it is likely to contain raw pointers as function arguments, which are unsafe to use in Rust and require special care. Hence, a good port should provide Rust abstractions over those functionalities when possible and encapsulate the use of complex or unsafe components. For example, pulp-sdk-rust exposes an abstraction over the cluster type, which takes care of the initialisation and offloading of computation, all of which require to use possibly unsafe FFI functions. Designing a correct API for offloading computation to the cluster requires great care since it is necessary to handle multiple threads without native Rust support.

The Rust language provides two important marker traits, \texttt{Send} and \texttt{Sync}, specifically to handle concurrency and avoid data races at compile time.

- A type is \texttt{Send} if it is safe to send it to another thread.
- A type is \texttt{Sync} if it is safe to share between threads. A generic type \( T \) is \texttt{Sync} if and only if a reference to \( T \) is \texttt{Send}.

\texttt{pi_cl_team_fork}, the C function to fork execution on the cluster cores, accepts as arguments a function to execute in each core and a pointer to a memory location which will be provided to all of the function instances. Apart from using raw pointers, which is unsafe
on its own, it is easy to see that providing access to some data type that does not implement
Send or Sync could break Rust guarantees. For example, sharing a reference to Rc, Rust
single-threaded reference-counting pointer, would result in data races if multiple cluster cores
try to update the reference counter simultaneously. Indeed, the safe API for computation
offloading provides access to a reference of a Sync type.

3.2 RUST Streaming Cipher Wrapper for PULP Cluster

To provide a reusable component for parallel computation on PULP systems, we designed
the PULP Stream Cipher wrapper. It is a bridge between the hardware specifics on one side
and a generic stream cipher implementation on the other. It builds on top of traits from a
popular crate [3] and is general enough so that it can be used with different algorithms. In
practice, it schedules encryption/decryption for execution on the cores of the PULP cluster.
Such stream ciphers, apart from implementing the traits StreamCipher and KeyIvInit, which
are relatively standard and for which the requirements can be easily relaxed or adapted, need
to support seeking freely within the keystream to allow efficient parallelization. This way,
different cores can work on different portions of the stream of bytes without any overlap
or additional work required. Examples of stream ciphers that support this operation are
ChaCha20 and block ciphers operating in CTR mode.

To fully exploit the PULP cluster, it is necessary to accurately design memory accesses.
Working directly from L2 memory in the cluster could result in significant performance
penalties due to contention on the memory bus, while the use of L1 memory allows better
latency and throughput for both reads and writes. However, moving data from L2 to L1
does not come for free and has to be explicitly instructed. Fortunately, the PULP system
provides a DMA and a uDMA specifically for this task, offloading the transfer from external
memory (L2 or RAM) to the cluster L1. In our application, we need to copy the plaintext to
L1, encrypt or decrypt it, and then copy it back to external memory. Naturally, the size of
L1 is limited, and we cannot expect to fully fit every message there as we want to enable
the processing of messages bigger than L1 (in our case 64 KiB). Thus, we split the input
message into multiple chunks so that each one can fit entirely into L1, and we process them
incrementally one at a time.

To avoid waiting for the completion of DMA/uDMA transfers, we designed a solution that
makes use of triple buffering, essentially keeping three separate buffers in L1 memory, letting
them be A, B, and C. Each portion has an assigned role: working buffer, pre-fetch, and
commit. The working buffer is used for computation, pre-fetch to load the next chunk of the
input message, and commit to store the processed data back into external memory. At the
beginning of the program execution, we load the first portions of the plaintext into A. Then,
processing starts on portion A, which is the current work buffer, while the DMA/uDMA is
instructed to load the next chunk of the plaintext into portion B, the pre-fetch buffer. After
all of the cores have completed processing on A and the DMA/uDMA has loaded data into
B, roles change. Portion A, which contains the encrypted/decrypted message, now becomes
the commit buffer, and the DMA/uDMA is instructed to copy it back to external memory.
Portion B, which contains new input data, will serve as the work buffer, and the old commit
buffer (C) will become the pre-fetch buffer for the next chunk. The result is that each portion
is assigned a new “role” each round in a round-robin fashion until all of the input has been
processed.

We now focus on how processing on the work buffer is handled. To avoid data races
and allow concurrent access to multiple cores, the working buffer is partitioned into chunks,
one assigned to each core. The chunks are non-overlapping (i.e., in other words, core
pointers do not alias). This property enables each core to work independently, and the only
synchronisation needed is the one with the DMA/uDMA, controlled by core 0.
3.3 Architecture Specific Optimization

ChaCha20 is the cipher we primarily work on and optimized for this task. As described in 2.3, it is a modern, high-speed, low-footprint algorithm, easy to implement in software without having access to specific hardware instructions and features. On the other side, a constant time AES software implementation requires special care, to the point where multiple techniques have been developed, like bitslicing [12] and fixslicing [6]. To obtain a highly efficient implementation of ChaCha20, we started from the software implementation in [3] and optimized the parts that resulted in sub-optimal performance in our target system. Unfortunately, while the Rust compiler is able to compile for generic RISC-V targets, it cannot yet make use of specific PULP extensions like hardware loops, post-increment load and stores, or bit manipulation operations. In addition, memory accesses are not always optimal for a system without out-of-order execution like PULP and often result in stalls.

To avoid these limitations, we implemented the ChaCha20 core loop directly in assembly, which is quite easy to do given the simplicity of the ChaCha20 algorithm. Note that this is not in contradiction with Rust philosophy: it is true that by writing in assembly we lose some of the guarantees of Rust, but it is only for a very limited (albeit extremely hot) portion of the codebase, and we can treat it as a standard black-box function from outside, building the rest of the framework in plain Rust. Even better, once the PULP integration for the Rust compiler is completed and all hardware features supported, we can just use a full Rust implementation.

The ChaCha20 quarter-round is only comprised of 12 add, xor, and shifts instructions and can be very easily implemented using inline assembly. Starting from the quarter-round, we can obtain a full round by essentially replicating it on different data. The Rust declarative macro system allows us to do that without having to write it entirely by hand since inline assembly has to be provided at compile time, and we wanted to avoid unnecessary loops. However, there is a catch: mnemonics for PULP-specific extensions cannot be used as they are not supported by the compiler backend. An interesting solution to this can be designed on top of Rust procedural macros, which are more expressive than declarative macros: they allow to write arbitrary Rust code that consumes and produces Rust syntax. In our case, we implemented a macro that produces a raw hex-encoded assembly instruction for each of the unsupported mnemonics while still being very descriptive at the call site. For example, the implementation of a macro for right rotate bit-wise operation would look like this:

```rust
#[proc_macro]
fn ror(in: TokenStream) -> TokenStream {
    let (rd,rs1,rs2) = get_operands(in);
    let hex = encode_hex&["0000100", &bin_5(rs2), &bin_5(rs1), "101", &bin_5(rd), "0110011"].join(""));
    let res = format!(&".4byte {}", hex);
    quote::quote! {
        #res }.into()
}
```

It is noteworthy how the call site of such a macro is extremely similar to how a programmer would write it by using native mnemonics `ror t0, t0, t1` with macro `ror!(t0, t0, t1)`. 
3.4 Safety Evaluation of Rust Wrappers

Where the Rust safety features clash with optimizations, or when we need to interact with other languages like C, it is possible and often necessary to temporarily “disable” safety checks and rely on the total power without control given by raw pointers. Of course, with great power comes great responsibility, and it is necessary to guarantee the correct usage of those unsafe functions, not to undermine the foundations of the whole system. The good news is that a detailed check for such errors has to be performed only on a relatively small portion of the program. What is usually done when developing a library like pulp-sdk-rust is to encapsulate the unsafe Rust features under a safe API and only expose the safe ones to the outside world. In this sense, unsafe Rust is transparent to users.

We can now examine why and where we reverted to unsafe Rust in the implementation: The Good, The Bad and The Ugly.

3.4.1 The Good: FFI bindings for the pulp_sdk

C libraries often expose APIs that make use of raw pointers, which fall outside of Rust’s safe memory model. In addition, the Rust compiler cannot guarantee that those functions are valid for all possible inputs or do not mess with memory in invalid ways. Thus, foreign functions are assumed to be unsafe in Rust and require unsafe blocks as a promise to the compiler that everything contained within truly is safe. To improve the usability on the Rust side, we provided safe Rust wrappers, where possible, for some of the library functions, for which we rely on PULP SDK correctness.

3.4.2 The Bad: Optimizations

The Rust compiler does not always provide the best optimised code for a system like PULP and is currently lacking support for PULP extensions, which results in subpar performance when writing idiomatic Rust code (e.g., iterators). For example, consider the following function written using iterators. It takes two slices as input, computes the element-wise sum, and stores the result in the first slice.

```rust
fn rotate_right_slow(a: &mut [u32], b: &[u32]) {
    for (a, b) in a.iter_mut().zip(b.iter()) {
        *a = *a + b
    }
}
```

As of rustc v1.63, with options `-C opt-level=2` `--target riscv32imc-unknown-none-elf`, it outputs the following assembly code for the inner loop:

```
.LBB0_3:
    lw a1, 0(a0)
    lw a4, 0(a2)
    add a1, a1, a4
    sw a1, 0(a0)
    addi a3, a3, -1
    addi a0, a0, 4
    addi a2, a2, 4
    bnez a3, .LBB0_3
```

This code stalls while executing the third instruction as the second operand (a4) is not available yet. Resolving this stall requires moving any of the following `addi` instructions between the second and the third instruction. For this reason, the core of the ChaCha20...
algorithm has been written in assembly. However, it is noteworthy that our assembly implementation delegates all memory write operations to the Rust language through inline assembly macro outputs, thus operating in readonly mode and ruling out any memory corruption.

While it would certainly be better to improve the compiler understanding of the target system, in the meanwhile, it is possible to use unsafe code for optimization, which is generally speaking an accepted practice for hot paths.

3.4.3 The Ugly: Synchronization primitives

No native support for PULP systems also means no support for synchronisation primitives available. A complete and throughout approach, which would require providing the basic primitives in Rust (Mutex, RwLock) and adapting them for use both within the cluster and between the cluster and fabric controller, necessitates of a significant amount of work and is left for future implementation.

4 Results

This section is divided into two parts. The first part describes a virtual environment through which we validated the system presented in the previous section. The second part presents a real-life scenario consisting of a video surveillance application implemented on a micro UAV by operating application-level encryption.

4.1 Wrapper analysis

We used GVSOC to obtain the execution traces and infer the speedup gain obtainable in ChaCha20 and AES-CTR (written in RUST) when executing the code on PULP. GVSOC is the virtual platform included in the PULP-SDK. It is faster compared to an RTL simulation and provides good cycle accuracy. Such properties are key requirements for integration into development flows. GVSOC also provides execution traces describing cluster components’ status during the program execution. This tool was also helpful in validating code and debugging code fragments during development. We performed an encryption procedure of an increasing amount of data (from 1 Byte to 128 KiB) using three different implementations:
single core without optimisation, single core, and multicore. Moreover, we varied the
parallelism from two to eight cores in the multicore implementation. The results were
obtained by analysing the GVSOC traces. We express the efficiency in terms of cycles needed
to encrypt one byte (cB). This unit of measurement allows us to evaluate the goodness of
the implementation and the contribution of the optimisations made. Taking a payload of
128 KiB as a reference, we started evaluating the software implementation provided in the
RUST crate of ChaCha20. Without any optimisation, we obtain 92 cB. By running the
optimised version of ChaCha20, which we developed exploiting the architectural extensions
of PULP, we obtain 16 cB, an improvement of about 6 times. The optimised and parallelised
versions (2×, 4×, 8×) obtain 8.4 cB, 4.3 cB and 2.2 cB respectively. The optimised version on
eight cores is about 42× faster than the starting version and 7.7× faster than the single-core
version. Figure 2 shows speedup curves obtained varying the parallelism and the payload.
These graphs clearly highlight the effect of memory latencies (L2-L1 movements) when the
triple buffer is not fully utilised. With 8 KiB buffers, ideal parallelism is only achieved if
the payload is greater than 24 KiB. Results in cB of some reference architectures for long
messages are: 35.3 cB (riscv64) U54 – SiFive Freedom U540, 5.3 cB for (aarch64) A72 –
Broadcom BCM2711, 2.6 cB for (ppc64) POWER9 – IBM 02CY642, 2.0 cB for (aarch64)
Firestorm – Apple M1, 1.04 cB for (amd64) Zen3 – AMD Ryzen 9 5950X [4].

The single core execution of AES-CTR has an efficiency of 128 cB. The parallelised
versions (2×, 4×, 8×) obtain 79 cB, 36 cB and 18 cB respectively. The version with maximum
parallelism is 7.1× faster than the single-core version.

4.2 Real World Scenario

In this test environment, we implemented a video surveillance application. Specifically, using
a Crazyflie equipped with an AI-deck, it was possible to create an encrypted video stream.
We integrated the ChaCha20 implementation into a video stream application written for
FreeRTOS. The application captures a 324×244 greyscale frame from a camera, encrypts the
frame on the cluster and sends the encrypted frame to an ESP32 processor. The latter is
then in charge of sending data to a remote application using WiFi. This scenario can be a
seed for a zero-trust CPS, where the component responsible for transmitting the data cannot
steal sensitive information thanks to application-level encryption.

We used a Crazyflie 2.1, an AI-deck 1.1, a GAP8 rev.C, and an Olimex ARM-USB-OCD-H
needed to flash the GAP8 firmware. We measured the clock cycles required to encrypt a
single byte (cB) and the time required to complete the three phases: frame acquisition, frame
encryption, and frame sending (in turn, divided into communication with ESP32 and WiFi
communication). In the GAP8, we varied the working frequency of the fabric controller (FC)
and the cluster cores (CL) to characterise the execution times required by the application.

Acquiring a frame takes about 62 ms regardless of the fabric controller’s working frequency.
Forwarding a frame takes 106 ms when the fabric controller runs at 50 MHz, 67 ms at
150 MHz, and 62 ms at 250 MHz. This time comprises two parts: the time required for the
communication between GAP8 and ESP32 (SPI) and WiFi transmission. The first part
(GAP8 and ESP32 communication) takes 60% of the frame sending time when the
fabric controller runs at 50 MHz, 40% at 150 MHz, and about 30% at 250 MHz. The PULP-
optimised and cluster-parallelised ChaCha20 implementation encrypts a frame in 3.7 ms when
the cluster cores run at 50 MHz, 2.0 ms at 100 MHz and 1.2 ms at 150 MHz. This results in
an efficiency of 2.3 cB, confirming the results obtained with the virtual platform. Eliminating
the use of DMA for L2-L1 transfers reduces the efficiency from 2.3 to 2.9 cycles/Byte.
In the fastest configuration tested (1.2 V, FC 250 MHz, CL150 MHz), an encrypted video stream is obtained at approximately 8 fps. The encryption time is a secondary factor compared to the other two phases.

5 Conclusion

This work represents the first attempt to add software support for stream ciphers in the software ecosystem of the PULP architecture, a state-of-art ultra-low-power embedded microcontroller equipped with a multi-core accelerator cluster. PULP has become a reference architecture for mission computer and video stream processing in micro UAVs, an application field characterized by stringent security requirements. Exploiting the capabilities of the RUST programming language in terms of code safety and modularity, we designed a wrapper for the PULP runtime library to enable the secure execution of a verified RUST-written implementation of ChaCha20 and AES-CTR algorithms. Our experimental assessment on a commercial device demonstrated a high encryption efficiency (2.3 cB for ChaCha20), a result aligned with higher-class architectures but achieved on a resource-constrained embedded device. For comparison, SiFive U540 obtain 35.3 cB and Apple M1 2.0 cB in ChaCha20.

In future work, we plan to extend the RUST cryptographic library by including an implementation of AEAD optimized for the PULP target. We will also integrate a new backend compiler into the RUST toolchain to support the experimental PULP LLVM toolchain and guarantee seamless integration between the PULP SDK ecosystem and the RUST language. Finally, we will also implement a set of native synchronization primitives in Rust working for cluster cores and fabric controller, providing better safety guarantees for implementing parallel algorithms.

References


An Evaluation of the State-Of-The-Art Software and Hardware Implementations of BIKE

Andrea Galimberti
Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB), Politecnico di Milano, Italy

Gabriele Montanaro
Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB), Politecnico di Milano, Italy

William Fornaciari
Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB), Politecnico di Milano, Italy

Davide Zoni
Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB), Politecnico di Milano, Italy

Abstract
NIST is conducting a process for the standardization of post-quantum cryptosystems, i.e., cryptosystems that are resistant to attacks by both traditional and quantum computers and that can thus substitute the traditional public-key cryptography solutions which are expected to be broken by quantum computers in the next decades. This manuscript provides an overview and a comparison of the existing state-of-the-art implementations of the BIKE QC-MDPC code-based post-quantum KEM, a candidate in NIST’s PQC standardization process. We consider both software, hardware, and mixed hardware-software implementations and evaluate their performance and, for hardware ones, their resource utilization.

2012 ACM Subject Classification Security and privacy → Public key encryption; Hardware → Hardware accelerators; Hardware → Hardware-software codesign

Keywords and phrases Post-quantum cryptography, QC-MDPC code-based cryptography, BIKE, software execution, hardware acceleration, hardware-software co-design, performance evaluation

Digital Object Identifier 10.4230/OASIcs.PARMA-DITAM.2023.4

Funding This work was partially supported by SIAE MICROELETTRONICA, the EU Horizon 2020 “TEXTAROSSA” project (Grant No. 956831), and the ICSC National Research Center in High-Performance Computing, Big Data and Quantum Computing.

1 Introduction

Traditional public-key cryptosystems (PKC), including RSA [27], ECDSA [6], and Diffie-Hellman [11], underpin cryptographically secure key exchange mechanisms and digital signature schemes. Such cryptoschemes are however expected to be broken by quantum computers in the upcoming decades [23]. The threat posed by quantum computers requires the definition and the design of alternative cryptosystems that perform the same functions as PKC ones, maintaining security against traditional computer attacks while ensuring security against quantum computer attacks. Post-quantum cryptography (PQC) aims to develop cryptosystems that are resistant to both traditional attacks and new quantum attack models, which can be implemented on traditional architecture computers and existing devices, and that can be integrated into the networks and communication protocols currently in use [7].

1 Corresponding author
Algorithm 1 Primitives of the BIKE key encapsulation mechanism [2].

1: function $[H, \sigma, h]$ KeyGen ($seed$, $\sigma$)
2: $H = [h_0|h_1] = PRNG(seed)$
3: $h = h_1 \odot h_0^{-1}$
4: return $\{H, h, \sigma\}$
5: function $[K, c]$ Encaps ($h$, $m$)
6: $e = H(m)$
7: $s = e_0 \oplus (e_1 \odot h)$
8: $m' = m \oplus L(e)$
9: $K = K(\{m, \{s, m'\}\})$
10: return $\{K, \{s, m'\}\}$
11: function $[K]$ Decaps ($H$, $\sigma$, $c$)
12: $e' = BGFD\text{ECODER} (s, H)$
13: $m'' = m' \oplus L(e')$
14: $a = (e' == H(m'')) ? m'' : \sigma$
15: $K = K(\{a, c\})$
16: return $K$

The National Institute of Standards and Technology (NIST) is conducting a process for the standardization of PQC cryptosystems, in particular key encapsulation mechanisms (KEM) and digital signature schemes [21]. After the third round of the PQC standardization process, NIST selected the CRYSTALS-Kyber lattice-based KEM for standardization while appointing the fourth evaluation round to analyze further the code-based BIKE, Classic McEliece, and HQC and the isogeny-based SIKE. The performance of both the software and hardware implementations of such cryptosystems is crucial for evaluating the cryptosystems, in addition to security against traditional and quantum attacks. In particular, NIST takes Intel Haswell processors and Xilinx Artix-7 FPGAs as reference platforms for software and hardware implementations, respectively.

A KEM allows the secure transmission, through a public key algorithm, of a shared secret, which can then be expanded to generate keys to be used in a symmetric cryptosystem, which is more efficient for the transmission of long messages than a PKC scheme [28]. After generating a random element of the finite group that underlies the implemented public key scheme, this element is exchanged between the two parties of the communication, which can finally derive the shared secret by applying a hash function to the element of the finite group.

BIKE is a post-quantum KEM based on quasi-cyclic moderate-density parity-check (QC-MDPC) codes [2]. These codes are used in a scheme similar to that first proposed by Niederreiter [24]. BIKE distinguishes itself for its good trade-off between ciphertext and key lengths and performance, making it a good candidate for standardization after the fourth round [22]. Instances of BIKE are specified for NIST security levels 1, 3, and 5, providing security against quantum attacks equivalent to AES-128, -192, and -256, respectively.

The BIKE cryptosystem can be split into three primitives. Key generation produces a private-public key pair (KeyGen in Algorithm 1), encapsulation generates a shared secret and encrypts it with the public key (Encaps), and decapsulation retrieves the shared secret with the private key from the ciphertext (Decaps). Due to its QC-MDPC code-based nature, BIKE uses binary polynomial arithmetic operations and the Black-Gray-Flip decoding procedure [14], while random number generation and cryptographic hash functionalities ($H$, $K$, and $L$ in Algorithm 1) are implemented by employing SHA-3 and SHAKE.
Contributions

This manuscript provides an overview and a comparison of the existing state-of-art implementations of BIKE, a QC-MDPC code-based post-quantum KEM candidate for standardization in the fourth round of NIST’s PQC standardization process.

The goal is to gauge the ability to deploy BIKE on different computing platforms suitable to various real-world use-case scenarios, ranging from low-power embedded systems to desktop-class CPUs and mid-range FPGAs.

2 Related works

The literature contains a variety of proposals that provide complete software and hardware implementations of QC-MDPC code-based post-quantum cryptosystems.

2.1 State-of-the-art software implementations

On the software side, implementations of QC-MDPC code-based cryptosystems participating in the NIST PQC competition were made publicly available and distributed open-source.

Two separate software versions of LEDAcrypt, an early candidate to the NIST’s PQC standardization process which was admitted to its third round of evaluation, are available at [4]. They consist of a reference version written in plain C11 and an optimized one that exploits the AVX2 extension for recent Intel Core CPUs.

[2] provides instead the two official software implementations of BIKE, a reference one written in plain C11 and an optimized one that exploits the Intel AVX512 extension. Other works from literature provide software implementations for ISAs other than the Intel x86 one, with [9] targeting Arm Cortex-M4 microcontrollers and [10] introducing support for RISC-V computing platforms. Further additional implementations of BIKE, including a fully portable one, versions optimized for AVX2 and AVX512 instruction set extensions, and implementations optimized for CPUs that support PCLMULQDQ and VPCLMULQDQ instructions, are also publicly available on Github [1].

The Intel AVX2 instruction set extension and similar ones can indeed significantly boost the performance of binary polynomial arithmetic operations. Intel introduced the PCLMULQDQ instruction and the corresponding hardware support in its Westmere architecture to accelerate the AES Galois/Counter Mode (AES-GCM) authenticated encryption algorithm. The PCLMULQDQ instruction performs the carry-less multiplication of two 64-bit operands. Similarly, the ARMv8-A architecture provides the VMULL.P64 instruction, which takes as inputs two 64-bit NEON registers and outputs their product, computing according to binary polynomial multiplication, on a 128-bit NEON register.

The work in [12] leveraged the VPCLMULQDQ instruction, which is intended to further accelerate AES-GCM and which is the vectorized extension of PCLMULQDQ, to compute multiplications between large-degree binary polynomials, i.e., polynomials with degree greater than 511. [13] introduced a constant-time algorithm for polynomial inversion, targeting the software implementation of BIKE and based on Fermat’s little theorem. The authors optimized the exponentiation operation and further improved performance by means of a source code targeting the latest Intel Ice Lake CPUs, that support the AVX512 and VPCLMULQDQ instructions. The optimizations introduced in [12] and [13] are implemented within the Intel AVX2-optimized constant-time implementations of BIKE [1].
2.2 State-of-the-art hardware and hardware-software implementations

On the hardware side, the literature provides a variety of FPGA-based implementations of QC-MDPC code-based cryptosystems.

[17, 29] proposed the implementation of the McEliece cryptosystem with QC-MDPC codes on FPGAs. In particular, [17] targeted a performance-oriented design while [29] focused on a resource-optimized one. [18] discussed a fast implementation of QC-MDPC Niederreiter encryption for FPGAs, outperforming the work in [17] thanks to using a hardware module to estimate the Hamming weight of large vectors and proposing a hardware implementation tailored to low-area devices for encryption and decryption used in QC-MDPC code-based cryptosystems.

The authors of BIKE presented a VHDL FPGA-based implementation, targeting Xilinx Artix-7 FPGAs and providing support for the key generation, encryption, and decryption KEM primitives on a unique design [26]. However, the proposed architecture was custom-tailored to smaller FPGA targets, up to Artix-7 100, and it employed the AES and SHA-2 cryptographic functions as random oracles, thus supporting a now obsolete specification of BIKE. The work in [26] provided the first FPGA-based implementation of the BGF decoder, employed a multiplication module that minimized the BRAM usage by parallelizing the computation of a simpler schoolbook multiplication algorithm, rather than applying a more complex one such as Karatsuba’s, and implemented binary polynomial inversion by employing a Fermat-based inversion algorithm that is a variant of the algorithm introduced in [19].

The work in [15] presented another FPGA-based implementation of BIKE, split into two components devoted to supporting the client-side (key generation and decapsulation) and server-side (encapsulation) primitives. The client and server cores integrated highly configurable hardware accelerators for binary polynomial multiplication [5, 31] and inversion [16] and BGF decoding [30]. Setting different parameters for the configurable accelerators allowed the authors to implement the client and server cores on FPGAs ranging from Artix-7 35 to Artix-7 200.

Finally, [25] proposed an updated FPGA-based implementation of [26] that employed a Keccak core rather than AES and SHA-2 ones, as specified in the latest version of the BIKE cryptoscheme [3]. In addition, the work in [25] only implements a dense-sparse multiplication module, which exploits the sparse representation of one of the two operands in the binary polynomial multiplication, rather than also a dense-dense one, and implements the extended Euclidean algorithm for binary polynomial inversion rather than the Fermat-based one. The proposed architecture targets Artix-7 FPGAs and the authors listed three instances implementing the whole KEM providing a range of area-performance trade-offs. The smallest one requires less resources than the lightweight one from [26] and provides a more than 3× speedup, while the largest one takes 3.7ms compared to the 4.8ms of the high-speed one from [26] while also occupying a smaller area.

On the hardware-software (HW/SW) side, [20] proposed a mixed HW/SW approach that made use of three HLS-generated accelerators, each implementing one of the BIKE primitives. The HW/SW approach allowed mixing the usage of hardware acceleration for the most computationally expensive primitives with the software execution of the least complex ones. The proposed solution resulted in different combinations of hardware-implemented and software-executed KEM primitives on three chips from the Xilinx Zynq-7000 heterogeneous SoC family, which feature ARM CPUs coupled with programmable FPGA logic equivalent to the Artix-7 one.
3 Methodology

The evaluation of state-of-the-art BIKE implementations spanned software, hardware, and hardware-software ones. On the software side, it considered 32- and 64-bit architectures, ARM and x86 ISAs, embedded- and desktop-class processors, and plain-C and AVX2-optimized software. On the hardware and hardware-software sides, we compared solutions that were human-designed and HLS-generated, targeting Xilinx FPGAs and heterogeneous SoCs.

3.1 Evaluated software implementations

The software performance analysis considered three implementations of BIKE.

The reference C99 (Ref C99 in Section 4) software [2] is the reference implementation from the official BIKE NIST submission and provides a code without any architecture-specific optimization, making it suitable to any target computing platform.

The additional portable C99 (CT C99) software [1], written in plain C99 without any architecture-specific optimization, delivers a constant-time execution and is compatible with both 64-bit Intel and ARM architectures.

The additional Intel AVX2-optimized (CT AVX2) software [1] provides a faster constant-time implementation on Intel x86-64 CPUs that support the Intel AVX2 instruction set extension, i.e., CPUs from the Intel Haswell generation and later ones.

3.2 Evaluated hardware and hardware-software implementations

The experimental evaluation of hardware and hardware-software solutions considered three different implementations of the BIKE cryptoscheme.

The Official hardware implementation [25] delivers a unified design that implements the whole BIKE KEM and executes it in constant time. The authors provide three instances ranging from a lightweight one up to mid-range and high-performance ones. The proposed design, targeting Xilinx FPGAs, is described in SystemVerilog and publicly available online [8].

The Client-server hardware implementation [15] consists of two separate architectures devoted to client- (key generation and decapsulation) and server-side (encapsulation) operations of BIKE. The two client and server cores integrate configurable components, whose selection of the different architectural parameters results in instances targeting smaller and larger FPGAs.

The HLS-based hardware-software implementation [20] consists of three instances, targeting heterogeneous SoCs, that mix software execution and hardware acceleration, through HLS-generated components, of the BIKE KEM primitives. The instances differ in which primitives are executed in software and in hardware, allowing them to fit on different target chips.

3.3 Target computing platforms

The software implementations were executed on target platforms ranging from low-end ARM-based embedded systems to desktop-class Intel CPUs, while the hardware and hardware-software ones targeted Xilinx Artix-7 FPGAs and Zynq-7000 SoCs, respectively.

Arm Cortex-A9 (ARM32 in Section 4) is an embedded-class 32-bit processor implementing the ARMv7-A instruction set architecture (ISA). We execute BIKE on an Arm Cortex-A9 dual-core processor featured on a Xilinx Zynq-7000 heterogeneous SoC. The ARM CPU
An Evaluation of the SW and HW Implementations of BIKE

Table 1 Available FPGA resources on FPGAs from the Xilinx Artix-7 family and SoCs from the Xilinx Zynq-7000 family. Legend: LUT look-up tables, FF flip-flops, BRAM 36kb blocks of block RAM, DSP digital signal processing slices.

<table>
<thead>
<tr>
<th>FPGA/SoC</th>
<th>LUT</th>
<th>FF</th>
<th>BRAM</th>
<th>DSP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix-7 12</td>
<td>8000</td>
<td>16000</td>
<td>20</td>
<td>40</td>
</tr>
<tr>
<td>Artix-7 15</td>
<td>10400</td>
<td>20800</td>
<td>25</td>
<td>45</td>
</tr>
<tr>
<td>Artix-7 25</td>
<td>14600</td>
<td>29200</td>
<td>45</td>
<td>80</td>
</tr>
<tr>
<td>Artix-7 35</td>
<td>20800</td>
<td>41600</td>
<td>50</td>
<td>90</td>
</tr>
<tr>
<td>Artix-7 50</td>
<td>32600</td>
<td>65200</td>
<td>75</td>
<td>120</td>
</tr>
<tr>
<td>Artix-7 75</td>
<td>47200</td>
<td>94400</td>
<td>105</td>
<td>180</td>
</tr>
<tr>
<td>Artix-7 100</td>
<td>63400</td>
<td>126800</td>
<td>135</td>
<td>240</td>
</tr>
<tr>
<td>Artix-7 200</td>
<td>134600</td>
<td>269200</td>
<td>365</td>
<td>740</td>
</tr>
<tr>
<td>Zynq-7000 Z-7010</td>
<td>17600</td>
<td>35200</td>
<td>60</td>
<td>80</td>
</tr>
<tr>
<td>Zynq-7000 Z-7015</td>
<td>46200</td>
<td>92400</td>
<td>95</td>
<td>160</td>
</tr>
<tr>
<td>Zynq-7000 Z-7020</td>
<td>53200</td>
<td>106400</td>
<td>140</td>
<td>220</td>
</tr>
</tbody>
</table>

has a clock frequency up to 667MHz, and the external memory mounted on the employed Digilent Zedboard development board, which houses the Zynq-7000 chip, is a 512MB DDR3. The BIKE software is executed on top of the Xilinx Petalinux operating system.

Arm Cortex-A53 (ARM64) is an embedded-class 64-bit processor implementing the ARMv8-A ISA. In particular, we consider the RP3A0 system-in-package mounted on a Raspberry Pi Zero 2 W, that features a quad-core 64-bit Arm Cortex-A53 processor clocked up to 1GHz and 512MB of SDRAM. We executed BIKE on the Raspberry Pi running the 64-bit Raspberry Pi OS Lite operating system, that is based on Debian 11, and setting a fixed 1GHz clock frequency through Linux cpupower tools.

Intel Core i5-10310U (Intel x86-64) is a desktop-class 64-bit processor implementing the x86-64 ISA and providing support for the Intel AVX2 extension, running at a clock frequency up to 4.4GHz. The PC mounting the Intel CPU ran the Ubuntu 20.04.3 LTS operating system. Such CPU supports the execution of the AVX2-optimized software version of BIKE.

Xilinx Artix-7 (A7-xxx) FPGAs are mid-range, cost-effective FPGA chips which are the suggested target for hardware implementations within the NIST PQC standardization process, which targets FPGAs in order to prevent the adoption of ASIC-specific technology optimizations and thus ensure a fair comparison of the hardware implementations. The look-up table (LUT), flip-flop (FF), block RAM (BRAM), and digital signal processing (DSP) resources available on each FPGA chip from the Xilinx Artix-7 family are listed in Table 1.

Xilinx Zynq-7000 (Z-70xx) chips are heterogeneous SoCs that couple an Arm Cortex-A9 dual-core processor with Artix-7 class programmable FPGA logic. The ARM CPU part has a clock frequency up to 667MHz, and the external memory mounted on the employed Digilent Zedboard development board, which houses the Zynq-7000 chip, is a 512MB DDR3. The LUT, FF, BRAM, and DSP resources available on the considered Zynq-7000 SoCs are listed in Table 1. The BIKE software [2] is executed on top of the Xilinx Petalinux operating system and extended with calls to the HLS-generated hardware accelerators.

4 Experimental evaluation

The experimental evaluation of the state-of-the-art implementations of BIKE considers first the software solutions and then the hardware and hardware-software ones. The discussion of the collected software performance results is split into the absolute execution times, to gauge
Table 2 Breakdown of the execution times of BIKE, expressed in milliseconds, for different security levels, architectures, and software implementations. Legend: KEYGEN key generation, ENCAPS encapsulation, DECAPS decapsulation, SLi NIST security level i.

<table>
<thead>
<tr>
<th>Target CPU, software version, security level</th>
<th>ARM32</th>
<th>ARM64</th>
<th>Intel x86-64</th>
</tr>
</thead>
<tbody>
<tr>
<td>KEM primitive</td>
<td>Ref C99</td>
<td>CT C99</td>
<td>CT C99</td>
</tr>
<tr>
<td>---------------------------------------------</td>
<td>--------</td>
<td>--------</td>
<td>--------------</td>
</tr>
<tr>
<td>KeyGen</td>
<td>SL1</td>
<td>SL3</td>
<td>SL1</td>
</tr>
<tr>
<td>332.34</td>
<td>920.93</td>
<td>21.15</td>
<td>66.97</td>
</tr>
<tr>
<td>ENCAPS</td>
<td>14.83</td>
<td>40.94</td>
<td>1.99</td>
</tr>
<tr>
<td>1.99</td>
<td>5.60</td>
<td>0.27</td>
<td>0.77</td>
</tr>
<tr>
<td>DECAPS</td>
<td>464.82</td>
<td>1188.27</td>
<td>33.93</td>
</tr>
<tr>
<td>33.93</td>
<td>104.65</td>
<td>4.07</td>
<td>12.67</td>
</tr>
<tr>
<td>Overall KEM</td>
<td>811.98</td>
<td>2150.14</td>
<td>57.06</td>
</tr>
<tr>
<td>57.06</td>
<td>177.23</td>
<td>8.02</td>
<td>25.35</td>
</tr>
<tr>
<td></td>
<td>1.06</td>
<td>3.21</td>
<td></td>
</tr>
</tbody>
</table>

the actual real-world performance of the BIKE cryptoscheme, and the relative execution times, to highlight similarities and differences between the various computing platforms and software implementations. The evaluation of the hardware state-of-the-art solutions is split instead into their performance, expressed as their absolute execution time, and their FPGA resource utilization, expressed in terms of LUT, FF, BRAM, and DSP resources.

4.1 Software performance

The range of computing platforms and software implementations considered in the experimental evaluation resulted in significant differences in terms of absolute performance when executing the BIKE software, as shown by data provided in Table 2. Such performance results were collected by executing BIKE 100 times and averaging the ensuing execution times for each considered CPU and software version.

On the lower end, the ARM32 32-bit Arm Cortex-A9 platform, running at 667MHz, provided execution times of 812ms and 2150ms, i.e., in the order of seconds, when executing the Ref C99 reference implementation with NIST security levels 1 and 3, respectively.

Moving to a more efficient code that made use of 64-bit instructions, i.e., the CT C99 additional portable implementation, as well as to a more modern ARMv8-A architecture, provided a speedup of more than 10×. The performance on the ARM64 Arm Cortex-A53 64-bit CPU, also running at a higher 1GHz clock frequency, measured at 57ms and 177ms for AES-128 and -192 security instances of BIKE, respectively.

Executing the same CT C99 software implementation of BIKE on the Intel x86-64 CPU resulted in a further speedup of around 7×. The different architecture and the higher clock frequency, in the order of 4GHz, allowed executing BIKE instances with security levels 1 and 3 in 8ms and 25ms, respectively.

Finally, we evaluated the execution, on the same Intel x86-64 CPU, of the CT AVX2 software implementation making use of instructions from the Intel AVX2 extension. The execution times of 1.1ms and 3.2ms are around 8× smaller than those obtained by the CT C99 plain-C99 software, which highlights the effectiveness of those dedicated instructions in a software making wide use of binary polynomial arithmetic.

4.2 Software performance profile

Table 3 details the performance profile of the software execution of BIKE, on the different computing platforms, highlighting the ratio of execution time taken by the main operations comprising the three primitives of the BIKE KEM.
### Table 3

Breakdown of the percentage execution times of BIKE for different security levels, architectures, and software implementations. Legend: KeyGen key generation, Encaps encapsulation, Decaps decapsulation, SL$_i$ NIST security level $i$.

<table>
<thead>
<tr>
<th>KEM primitive</th>
<th>Operation</th>
<th>Target CPU, software version, security level</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>ARM32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Ref C99</td>
</tr>
<tr>
<td>KEYGen</td>
<td>PRNG</td>
<td>SL1</td>
</tr>
<tr>
<td></td>
<td>Inversion</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>Multiplication</td>
<td>39%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>41%</td>
</tr>
<tr>
<td>Encaps</td>
<td>H function</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>Multiplication</td>
<td>2%</td>
</tr>
<tr>
<td></td>
<td>L function</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>K function</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2%</td>
</tr>
<tr>
<td>Decaps</td>
<td>Decoding</td>
<td>57%</td>
</tr>
<tr>
<td></td>
<td>L function</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>H function</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td>K function</td>
<td>0%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>57%</td>
</tr>
</tbody>
</table>

On the ARM32 ARMv7-A platform, the execution of the Ref C99 reference implementation resulted in a performance profile characterized by binary polynomial inversion and BGF decoding occupying up to 41% and 57% of the KEM execution time, with binary polynomial multiplication taking instead up to 4% overall.

The execution of the CT C99 additional portable implementation of BIKE on the ARM64 ARMv8-A CPU highlighted binary polynomial inversion and BGF decoding taking up to 35% and 56% of the execution time.

Executing the same CT C99 software on the Intel x86-64 processor saw the KEM execution time being almost equally distributed between inversion and decoding, taking up to 44% and 49%, respectively. Overall, the results are quite similar to ARMv8-A software execution, due to not using any Intel-specific optimization.

On the contrary, the execution of the CT AVX2 AVX2-optimized software on the same Intel x86-64 CPU produced quite different results. The decoding procedure takes indeed a larger portion of the KEM execution time, up to 75%, while inversion only takes up to 17%. Notably, AVX2 instructions provide the higher speedup to the operations in binary polynomial arithmetic, namely multiplications and inversions, where the latter is computed as iterated multiplications and exponentiations. Binary polynomial multiplications and inversions end up therefore taking smaller shares of the KEM execution time.

Overall, the obtained results highlight QC-MDPC bit-flipping decoding and binary polynomial inversion as the two operations taking the largest share of the execution time across all considered platforms and software versions, with an aggregate share of the execution time ranging from 89% to 96%. The third largest share of execution time is occupied by binary polynomial multiplications, ranging from 2% to 4%. H, K, and L functions, which are not accelerated by AVX instructions, require a notable share of execution time, 8% and 5% for NIST security levels 1 and 3, respectively, only when executing AVX2-optimized software.
Table 4 lists the execution times, expressed in milliseconds, of the considered hardware state-of-the-art implementations of BIKE. It provides the execution times of the overall KEM as well as a breakdown at the granularity of KEM primitives for the NIST security level 1 instance of BIKE.

The lightweight, mid-range, and high-performance Official constant-time implementations [25] range from 11.14ms to 3.70ms. The lightweight instance is faster than 64-bit ARM software execution, while the high-performance one is more than twice faster than plain-C99 software execution on the Intel CPU but still slower than the AVX2 software executed on the same Intel CPU, which takes instead 1.06ms.

The Client-server hardware implementation [15] improves over the performance of the official one, with the smaller instance taking 5.74ms to execute the whole BIKE KEM and the larger one taking instead 0.61ms. The lightweight instance is thus faster than the official mid-range one, while the high-performance instance is more than six times faster than the best-performing official one. Notably, the authors do not provide a breakdown between the execution times of the key generation and decapsulation primitives, thus Table 4 provides their aggregate execution time.

Finally, the HLS-based hardware/software solution [20], which mixes software execution with the adoption of HLS-generated accelerators, provides an execution time for the overall KEM comprised between 617.31ms and 288.18ms. While all three instances proposed by the authors outperform the software execution on the ARM32 CPU, with a speedup up to 2.78× for the best-performing one, they are however significantly slower than the software execution on the ARM64 CPU, which takes instead 57.06ms.

The orders of magnitude of difference in the performance between human-designed hardware implementations and HLS-generated ones highlight the difficulty of HLS tools to make an efficient use of FPGA resources, in particular for applications as complex as the BIKE cryptosystem.

<table>
<thead>
<tr>
<th>KEM primitive</th>
<th>Official LW</th>
<th>Official MR</th>
<th>Official HP</th>
<th>Client-server LW</th>
<th>Client-server HP</th>
<th>HLS-based LW</th>
<th>HLS-based MR</th>
<th>HLS-based HP</th>
</tr>
</thead>
<tbody>
<tr>
<td>KEYGEN</td>
<td>3.79</td>
<td>1.87</td>
<td>1.67</td>
<td>*5.71</td>
<td>*0.58</td>
<td>137.84</td>
<td>332.14</td>
<td>137.84</td>
</tr>
<tr>
<td>ENCAPS</td>
<td>0.44</td>
<td>0.28</td>
<td>0.13</td>
<td>0.03</td>
<td>0.03</td>
<td>14.86</td>
<td>14.86</td>
<td>14.86</td>
</tr>
<tr>
<td>DECAPS</td>
<td>6.90</td>
<td>4.21</td>
<td>1.89</td>
<td>*5.71</td>
<td>*0.58</td>
<td>464.61</td>
<td>135.48</td>
<td>135.48</td>
</tr>
<tr>
<td>Overall KEM</td>
<td>11.14</td>
<td>6.36</td>
<td>3.70</td>
<td>5.74</td>
<td>*0.61</td>
<td>617.31</td>
<td>482.48</td>
<td>288.18</td>
</tr>
</tbody>
</table>

4.3 Hardware and hardware-software performance

4.4 Hardware and hardware-software resource utilization

Table 5 lists the resource utilization, expressed in terms of LUT, FF, BRAM, and DSP resources, of the hardware state-of-the-art implementations of BIKE, and it details the smallest FPGA or SoC that fits the required amount of resources.

The Official constant-time implementations [25] require the smallest amount of resources, with the lightweight, mid-range, and high-performance instances fitting respectively on Artix-7 25, 35, and 50 FPGAs. With respect to the resources available on Artix-7 chips, the most relatively used resources are LUTs, which thus concur to defining the smallest FPGA which can fit the BIKE hardware implementation.
Table 5 Resource utilization of AES-128 security instances of BIKE, expressed in terms of LUT, FF, BRAM, and DSP resources, for different state-of-the-art FPGA-based implementations. Legend: LW lightweight, MR mid-range, HP high-performance instances.

<table>
<thead>
<tr>
<th>Resource</th>
<th>LW</th>
<th>MR</th>
<th>HP</th>
</tr>
</thead>
<tbody>
<tr>
<td>LUT</td>
<td>12319</td>
<td>19607</td>
<td>25549</td>
</tr>
<tr>
<td>FF</td>
<td>3896</td>
<td>5008</td>
<td>5462</td>
</tr>
<tr>
<td>BRAM</td>
<td>9</td>
<td>17</td>
<td>34</td>
</tr>
<tr>
<td>DSP</td>
<td>7</td>
<td>9</td>
<td>13</td>
</tr>
</tbody>
</table>

The better performance of Client-server implementations [15] comes at the cost of a larger amount of FPGA resources. In particular, they implement two separate components, one dedicated to key generation and decapsulation and the other devoted to encapsulation. The smallest instance proposed by the authors requires an Artix-7 50 chip for the client core and an Artix-7 35 FPGA for the server one, while the largest one fits each core on a separate Artix-7 200 chip. Notably, both the client and server cores do not make use of any DSPs.

Finally, the HLS-based hardware/software instances [20] target the Zynq-7000 Z-7010, Z-7015, and Z-7020 SoCs. In particular, the lightweight one implements in hardware the lone key generation primitive, while the mid-range one implements only decapsulation and the high-performance one instantiates both the former and latter, resorting to software execution for the lone encapsulation. Although not providing a performance that is comparable to the human-designed accelerators, the HLS-generated accelerators show a significant usage of FPGA resources, in particular of LUT and BRAM ones.

5 Conclusions

This work provided an overview and a comparison of the software, hardware, and hardware-software state-of-art implementations of BIKE.

Performance results highlighted significant differences in terms of software execution times across a variety of computing platforms and software implementations, with the execution of the whole BIKE KEM taking a time in the order of seconds on lower-end embedded-class ARM CPUs and a few milliseconds on desktop-class Intel ones with support for AVX2 dedicated instructions. On the hardware side, the human-designed FPGA-based solutions were shown to outperform the reference plain-C99 software executed on Intel CPUs. The best-performing hardware solution could even outperform the AVX2-optimized software, completing the BIKE execution in 0.61ms compared to the software’s 1.06ms. On the contrary, HLS-generated solutions highlighted the difficulty to generate effective hardware accelerators through high-level synthesis for target applications as complex as QC-MDPC code-based cryptosystems. The considered hardware-software solutions were still able to outperform the reference software execution on ARM32 CPUs by almost three times.
References

4:12 An Evaluation of the SW and HW Implementations of BIKE


Abstract

With a rapidly growing functionality of embedded real-time applications, it becomes inevitable to integrate tasks of different safety integrity levels on one many-core processor leading to a large-scale mixed-criticality system. In this process, it is not sufficient to only isolate shared architectural resources, as different tasks executing on different cores also possibly interfere via the many-core processor’s thermal management. This can possibly lead to best-effort tasks causing deadline violations for safety-critical tasks. In order to prevent such a scenario, we propose a monitoring-based hardware extension that communicates imminent thermal violations between cores via a lightweight interconnect. Building on this infrastructure, we propose a thermal strategy such that best-effort tasks can be throttled in favor of safety-critical tasks. Furthermore, assigning static voltage/frequency (V/f) levels to each safety-critical task based on their worst-case execution time may result in unnecessary high V/f levels when the actual execution finishes faster. To free the otherwise wasted thermal resources, our solution monitors the progress of safety-critical tasks to detect slack and safely reduce their V/f levels. This increases the thermal headroom for best-effort tasks, boosting their performance. In our evaluation, we demonstrate our approach on an 80-core processor to show that it satisfies the thermal and deadline requirements, and simultaneously reduces the run-time of best-effort tasks by up to 45% compared to the state of the art.

Introduction

New applications such as autonomous driving increase the complexity for modern embedded real-time systems. Hence, it becomes increasingly challenging to reconcile functional requirements with non-functional requirements such as cost, weight, power consumption and heat generation. In order to still meet both, functional and non-functional requirements, there is an increasing trend in industry and academia to integrate tasks of different safety integrity...
levels (SILs) in one mixed-criticality system (MCS) [3]. As a result, either all tasks must be developed according to the highest SIL or tasks of different SILs must be isolated to meet the requirements of the safety standards [1]. In practice, it is too expensive to develop all tasks according to the highest SIL since large systems comprise only few safety-critical tasks and many best-effort tasks [7].

A prominent solution to provide the required isolation are virtualization technologies [5]. However, on many-core processors, an isolation of architectural resources, such as processing elements (PEs), caches, buses, etc. is not sufficient. Different tasks can not only interfere via shared resources but also via the many-core processor’s thermal manager. In the following motivational example, we demonstrate that this interference can lead to deadline violations and propose potential solutions and optimizations.

### 1.1 Motivational Example

This example analyzes the impact of the thermal interference between a best-effort task $b$ and a safety-critical task $c$. Both tasks are executed periodically on neighboring cores of a tiled many-core processor, with per-core dynamic voltage frequency scaling (DVFS). In Fig. 1, we evaluate the measured run-times of both tasks for three different scenarios, where $c$ is first executed along a timing-critical path through its control flow graph (CFG) and subsequently along a non-critical path.

In Scenario (a), each tile uses a state-of-the-practice hardware dynamic thermal manager (DTM) [9]. The DTM monitors the temperature of all cores on a tile and reacts on a thermal violation by throttling down the voltage/frequency (V/f) level. Once the tile temperature decreased, the V/f levels are reset. In this example, the tasks running on neighboring cores of different tiles cause thermal violations, which require to throttle both tasks periodically as shown in the figure. In this case, $c$ does not meet its deadline when it operates along a timing-critical path.

In Scenario (b), the DTM is aware of the SIL of $c$. As a result, it does not only throttle $b$ on a local thermal violation but also on a thermal pre-error, i.e. an imminent thermal violation, of $c$. Hence, the DTM prevents thermal interference by downscaling the V/f level of...
more frequently so that no thermal violations occur on the tile of \(c\), which guarantees that \(c\) does not miss its deadline. However, the price for this guarantee is an increased run-time of \(b\).

As this technique is overly pessimistic when the run-time of \(c\) is significantly shorter than the worst-case execution time (WCET), we present a Scenario (c) where the DTMs of \(c\) and \(b\) mutually interact. In this scenario, the DTM adjusts the V/f level of \(c\) based on the progress of the task. As soon as the critical task progresses along a non-critical path through its task graph, the DTM reduces the V/f level accordingly. This decreases the power consumption of \(c\), thereby increasing the thermal budget of \(b\), such that the DTM of \(b\) is triggered less frequently. Consequently, this reduces the run-time of \(b\) compared to Scenario (b).

1.2 Challenges and Novel Contributions

A major challenge in the design of a thermal manager for a many-core MCS is the thermal coupling between different cores that execute tasks of different criticality. As this coupling decreases with an increase of the distance between the cores, it is crucial to especially throttle those best-effort task that are located in the neighborhood of a safety-critical task with an imminent thermal violation. To solve this challenge an interconnect for the DTMs is required to communicate the monitored thermal status of the safety-critical tasks. A second challenge is that the actions must be applied immediately when the temperature of the cores change to avoid thermal violations. To solve this challenge, a hardware implementation for the DTM is required since it is faster than a software solution. This is also the state of the practice in the industry [9]. Furthermore, the execution time of a safety-critical task is unknown at design-time. Therefore, monitors that evaluate the slack of safety-critical tasks are required to enable a safe reduction of their V/f level. In this work, we present a monitoring-based thermal manager, called MonTM consisting of one DTM per core. MonTM aims to maximize the performance of best-effort tasks in MCSs guaranteeing no thermal violations for safety-critical tasks. It is based on two novel components reflecting the two key contributions of this paper:

- A hardware-based thermal management strategy for MCSs that prevents best-effort tasks from inducing thermal violations into safety-critical tasks. For that purpose, MonTM uses a novel interconnect to communicate the thermal status of safety-critical tasks. Thereby, the DTMs are able to choose a V/f level for best-effort tasks that avoids thermal violations on cores running safety-critical tasks without leading to unnecessary performance losses.
- A hardware-based slack monitor that determines the minimal V/f requirement of safety-critical tasks based on their current progress. This enables the DTMs in scenarios with a high slack to safely reduce the V/f level, which increases the available thermal headroom.

2 Related Work

Resource management strategies mainly apply DVFS to reduce the power consumption to a thermally safe level. They range from reactive to proactive strategies. A reactive technique is Intel’s Turbo Boost [2], which upscales the V/f level if the current, the power and the temperature are below a predefined threshold and downscales it otherwise. A drawback of reactive DTMs is that it is not predictable. Hence, it is not possible to give timing guarantees for safety-critical tasks at design time, since the DTM can be triggered at any point at run-time (see Scen. (a) in our motivational example).

For a more predictable behavior, proactive power budgeting can be employed. In the most basic form, the thermal design power (TDP) is used to allocate a static power budget to each core of the chip. As this budget does not consider the activity of cores, thermal safe
power (TSP) [17] has been proposed, which determines the maximal power budget for each task based on the worst-case mapping scenario. To additionally consider the actual mapping of the tasks, power density-aware resource management (PdRM) [10] can be employed. Greedy based dynamic power budgeting (GDP) [21] and T-TSP [14] additionally consider the transient temperature of the cores, enabling an increased power budget for cold cores. Finally, distributed power budgeting (DBP) [22] uses the local temperature model of each core to compute the power budgets in a decentralized fashion. A major drawback of power budgeting is that the core frequency must be determined by the maximal power consumption to prevent thermal violations. As a result, a high variance in their power consumption results in an under-utilization of the power budget. While some works instead control the V/f levels re-actively such that the power consumption of a task stays within the assigned budget, this may cause thermal violations in two ways. First, the controller cannot react infinitely fast on fluctuations of the power consumption such that the task may exceed its power budget. Secondly, thermal violations may occur even if the power budgets have been proven to be thermally safe in the steady-state as shown in [16].

Besides the general literature on thermal management, there also exist scheduling works for MCSs that additionally consider the thermal behavior of the processor. A popular approach is to use DVFS to either reduce the chip temperature by minimizing the average power consumption [20] or to fulfill the TDP requirement by reducing the peak-power consumption [18]. A more recent thermal management method has been employed in [19] where the scheduling strategy uses the concept of TSP to fulfill the thermal requirements. A common shortcoming of these works is that they rely on periodic application models. However in practice, best-effort tasks, such as the infotainment system, need to be executed on demand and not periodically. Furthermore, the literature on general thermal management has shown that the TDP constraint does not guarantee to prevent thermal violations [17] and that TSP is overly pessimistic compared to the state of the art in power budgeting [21, 10].

To the best of our knowledge, this is the first work that combines the predictability advantages of power budgeting with the run-time advantages of reactive thermal management for MCS.

3 MonTM Thermal Management Strategy

3.1 Problem Formulation

Given a many-core MCS, we differentiate between safety-critical tasks and best-effort tasks. Safety-critical tasks must be mapped to an exclusive resource $PE_i$ to guarantee their schedulability at any time. As safety-critical tasks are typically subject to timing requirements, we model their service level agreements (SLAs) by a tuple $(C_i, D_i)$, where $C_i$ corresponds to the WCET using the maximal frequency $f_{PE_i,max}$ of its exclusive resource $PE_i$ and $D_i$ to the deadline. Best-effort tasks, such as the infotainment system, are typically not subject to timing requirements and, therefore, do not require a specific application model. They can be executed on any available PE that is not reserved for a safety-critical task. Furthermore, we allow both safety-critical and best-effort tasks to be scheduled on demand. As the underlying platform, we consider a network on chip (NoC)-based many-core processor with per-PE DVFS on which all tasks are executed. Our objective is to maximize the performance of the best-effort tasks, i.e. to minimize their execution time, under the constraint that all safety-critical tasks meet their deadline. Hence, we need to carefully balance the V/f level of best-effort tasks to ensure that they do not induce thermal violations into safety-critical tasks.
3.2 Dynamic Thermal Manager for Safety-Critical Tasks

For a worst-case scenario, the upper bound of the minimal frequency requirement of a safety-critical task can be computed by its WCET $C_i$ and its deadline $D_i$.

\[
ub(f_{\text{min}}) = \frac{C_i}{D_i} f_{PE_{i,max}}
\]

(1)

While $ub(f_{\text{min}})$ is especially accurate for compute-bound tasks, it can also be used for memory-bound tasks, where the minimal frequency is even lower [4]. To be able to guarantee this upper bound, two conditions must be fulfilled: the first condition is a general prerequisite for MCSs. It must be possible to run the combination of all safety-critical tasks (in absence of the best-effort tasks) such that all deadlines can be met. To verify this condition, methods from power budgeting can be used. In this process, we model the power budget of each core running a safety-critical task by its peak-power consumption and the power budget of all other cores by the static power consumption at the lowest V/f level. Using the thermal RC-thermal model, which is commonly applied in state-of-the-art thermal simulators [16], it is then possible to compute the remaining temperature headroom of each core according to Eq. 2, where $T_{\text{head}}$, $T_{\text{chip, max}}$ and $T_{\text{amb, max}}$ are vectors storing the headroom, the maximal chip and the maximal ambient temperature for each component of the chip, $B$ is a matrix storing the thermal conductances between the components and $P$ is a vector describing the power budget of each component.

\[
T_{\text{head}} = T_{\text{chip, max}} - T_{\text{amb, max}} - B^{-1}P
\]

(2)

If $T_{\text{head}}$ is positive for all components on the chip, the condition is fulfilled. Otherwise, the safety-critical load on the system is too high and it cannot be guaranteed that all deadlines are met.

The second condition for this objective is that safety-critical and best-effort tasks maintain a sufficient thermal isolation. In this process, the thermal isolation is sufficient if and only if no best-effort task induces a thermal violation in a safety-critical task. To ensure this condition, we propose a DTM interconnect that communicates the thermal pre-error $e$ of a safety-critical task to neighboring best-effort tasks such that these can be throttled in favor of the safety-critical task. A pre-error indicates that a thermal violation is imminent. We define several levels of urgency, ranging from $e_0$ to $e_3$. To determine the urgency, we use a simple final state machine (FSM), as illustrated in Fig. 2, which increases the urgency of the thermal pre-error once the temperature $T$ exceeds the temperature bounds $T_{0,u}$, $T_{1,u}$ and $T_{2,u}$, and decreases the urgency once $T$ falls below $T_{1,l}$, $T_{2,l}$ and $T_{3,l}$. For the communication of thermal pre-errors between the DTMs, we use the DTM interconnect, illustrated in Fig. 3a. Here, we use a reduce and maximize (R&M) intellectual property (IP) block at each output port of the router to first reduce the pre-error level according to Eq. 3 and subsequently to forward the maximal pre-error. Here, $e_r$ corresponds to the reduced thermal pre-error and $e_i$ to the thermal pre-error of the input channel $i$.

\[
e_r = \begin{cases} 
e_i & \text{if } i = \text{local} \vee e_i \in \{e_0, e_3\} \\ e_i - 1 & \text{otherwise} \end{cases}
\]

(3)
Hence, the IP only reduces the thermal pre-error of input ports that are non-local and of input ports where the thermal pre-error is below $e_3$. This procedure determines the smallest possible number of neighboring best-effort tasks that must be throttled in favor of safety-critical tasks. Given a thermal pre-error of $e_0$, no throttling of neighboring tasks is required. For $e_1$, the best-effort tasks within a hop distance of one must be throttled. If this countermeasure is not sufficient and $e_2$ is reached, the throttled region is further increased by one hop. In a worst-case situation with a thermal pre-error of $e_3$, all best-effort tasks are halted. Please note that this is an emergency measure that moves the system to the case that only the safety-critical tasks are executed, which are known to be run in combination without thermal violations. As usually there is some thermal headroom available for best-effort tasks in MCSs, this mode should rarely be triggered during operation. Furthermore, it should be noted that the pre-errors are broadcasted according to the XY-routing scheme to prevent a deadlock scenario where $e_3$ continues to be broadcasted in cycles even though the urgency of the thermal pre-error already decreased.

3.3 Dynamic Thermal Manager for Best-effort Tasks

The objective of best-effort tasks is to minimize their latency without inducing thermal violations into critical tasks. In order to satisfy this requirement, the DTM must implement two actions: First, the reduction of the V/f level of the core to a minimum if it gets informed about a thermal pre-error $e_i$ with $i > 0$. Second, the DTM must additionally halt the core if the thermal pre-error reaches its maximal urgency, i.e. $i = 3$. This strategy ensures that the thermal isolation between best-effort and safety-critical tasks is sufficient to guarantee that all deadlines can be met and additionally enables the best-effort tasks to fully utilize the remaining temperature headroom.

3.4 Slack Monitoring of Safety-Critical Tasks

In average and best-case scenarios of safety-critical tasks, the minimal frequency requirement, presented in Eq. 1, could be further reduced to increase the thermal headroom that is available for best-effort tasks. Therefore, we propose to determine the minimal frequency requirement of safety-critical tasks based on their progress.
This can be achieved using techniques from the field of run-time monitoring [11, 12]. Run-time monitoring is a light-weight verification technique that can be used to monitor system requirements. Thereby, the system under verification is instrumented to extract its current status based on events. The trace of events is then analyzed by a run-time monitor, which either derives a verdict about the current status of the requirement or actions to continue to comply with the requirements. Similarly, we instrument safety-critical tasks at specific points of interest and measure the remaining WCET for each of the points. As accurate static WCET analysis of multi- and many-core processors is still an open research problem [15], we employ a measurement-based WCET and add a safety-margin. In practice, it is advisable to instrument the application especially after branching points in the CFG. Thus, it is possible to identify at run-time whether the task chooses the worst-case path through the CFG or not and to optimize the V/f level accordingly.

Fig. 3b illustrates the hardware architecture used for this monitoring approach. The approach consists of a probe to non-intrusively instrument the task at run-time and a monitor to update the frequency requirement. The detectors in the probe are configured using the program counter (PC) addresses of the points of interest and their respective identification (ID). Hence, a detector that matches the PC trace with the PC address of a point of interest sends an event with the respective ID to the run-time monitor. Here, a lookup table (LUT) is used to identify the remaining WCET based on the ID of the detected point of interest. Furthermore, the run-time monitor comprises a countdown timer, which issues the remaining time until the deadline of the task is reached. Together, the remaining WCET and the time remaining until the deadline can be used to compute the frequency requirement using a divider. As the implementation of a divider is expensive in terms of area, it is also possible to share a single divider between multiple monitors. Finally, a V/f level LUT translates the frequency requirement into the minimal V/f level of the task.

Now, the DTMs of safety-critical tasks have the choice between the original frequency requirement, presented in Eq. 1, and the potentially lower frequency requirement from the proposed monitoring approach. The monitored frequency requirement is only advantageous over the original frequency requirement, if the released thermal budget is actually used by best-effort tasks. Otherwise, it is advantageous to follow a race to idle strategy with the original frequency requirement to minimize future overlaps between best-effort and safety-critical tasks. To account for this trade-off at run-time, we additionally extend the DTM-interconnect by a second physical layer (identical to the layer in Fig. 3a), which communicates the activity of best-effort tasks to all DTMs within a hop-distance of two. Thus, the DTM of safety-critical tasks can use the original frequency requirement if there is no best-effort task in its direct neighborhood and otherwise use the potentially lower frequency requirement of the monitoring approach.

4 Experimental Results

In this section, we present the experimental setup followed by evaluations of the MonTM approach.

4.1 Experimental Setup

For the following evaluations, we implement a field programmable gate array (FPGA) prototype of a tiled many-core processor with an application specific integrated circuit (ASIC) target technology of 14 nm and a target frequency of 4 GHz on a proFPGA platform [6] consisting of four Virtex-7 FPGAs. The processor consists of 16 tiles, which are connected via
a NoC. Each tile implements five LEON3 cores from which one is reserved for the operating system (OS), a shared 512 kB L2 cache for remote tile memory accesses and an 8 MB tile-local memory. We emulate the ASIC behavior of the processor, similar as e.g. proposed in [13]. Thereby, the ASIC power monitor of the cores is emulated based on an instruction-level power model, which has been obtained by gate-level simulations using the Synopsys tool PrimePower. For the temperature monitor, we fit an ASIC temperature emulator based on the RC-thermal network, which we obtained from the thermal simulator MaTex [16]. Both, the power and the temperature emulators update their output every 256 cycles. Finally, we also emulate DVFS on a per-core basis, which supports emulated frequencies in multiples of 100 MHz from a minimum of 1.0 GHz up to a maximum of 4.0 GHz. As phase-locked loop (PLL) locktime, we use 2 us based on [8]. The DTM is implemented according to the proposed thermal management techniques, presented in Sec. 3. As a base technique for the best-effort task, we use a DTM, which reacts on a temperature rise to $T_{crit}$ by throttling down the V/f level of the core to a minimum value. Once the core temperature decreases below a lower thermal threshold, the V/f level of the core is reset to its peak value.

4.2 Workload Modelling

In order to model real world workloads and load the 80 cores, we generated a library of code blocks as proposed in [13] with different run-time properties in terms of cache access and floating-point instruction rates. Those code blocks are then embedded into random CFGs, consisting of one to 16 code blocks. In order to demonstrate that the generated workloads mimic the power consumption of real-world workloads sufficiently, we compare their power consumption with the power consumption of an object detection chain, consisting of multiple independent actors, where each actor implements an algorithm from the field of computer vision.
The actor graph of the application and the respective power traces are illustrated in Fig. 4a. The traces show that the power consumption of all algorithms varies significantly. As a result, thermal management techniques that exclusively consider the maximal power consumption of a task, as it is done for power budgeting [10, 21], do not utilize the full thermal headroom of the chip. In comparison to that, Fig. 4b illustrates the power consumption of a generated workload. The trace demonstrates that the individual code blocks show a uniform behavior in their power consumption. However, with the combination of multiple code blocks into one task, we are able to model a variance in the power consumption and generate different load scenarios for the 80-core system. Even though it is not possible to exactly replicate the power consumption of the object detection chain with the synthetic applications, the comparison shows that synthetic benchmarks can be used as a conservative replication since the state of the art profits from a low variance in the power consumption.

4.3 Comparison to the State of the Art

We compare MonTM with and without slack monitoring to the state-of-the-art algorithms GDP [21] and PdRM [10] (described in Sec. 2). Even though these methods have not been designed for MCSs, both are more competitive than the state of the art for MCSs that still relies on TDP, which does not guarantee to prevent thermal violations, or TSP, which has been shown to be less competitive than GDP and PdRM. As MonTM does not rely on a specific mapping of the best-effort tasks, we use the same random mapping for all methods. Furthermore, we set the V/f level of the safety-critical tasks based on Eq. 1 for GDP and PdRM as well. In our implementation of GDP and PdRM, this is reflected in a fixed power budget for the safety-critical tasks.

For our evaluations, we generate various use cases by varying the load on the system and the variance of the power consumption. We influence the load of the system by the number of best-effort tasks $N_b$ and safety-critical tasks $N_c$ that we run in the use case. Here, we use $N_b \in \{15, 30\}$ and $N_c \in \{15, 30\}$. To influence the variance in the power consumption, we construct the CFGs of best-effort and safety-critical tasks out of code blocks with $P_{i,max} \in [5.0 \ W, 5.2 \ W]$ for a low variance, with $P_{i,max} \in [4.0 \ W, 5.2 \ W]$ for a medium variance and with $P_{i,max} \in [3.0 \ W, 5.2 \ W]$ for a high variance. The name of the use case forms from the used configuration according to $\langle \text{var}(P) \rangle _{<= N_c} _{<= N_b}$.

As all techniques satisfy the thermal requirements of the chip and the deadline requirements of the safety-critical tasks, Fig. 5a presents the execution times of the best-effort tasks as a boxplot. Here, the box marks the upper and lower quantile, the bar in the plot the median and the whiskers the maximal and minimal execution time. It can be seen that the median of the execution time for all techniques increases with the load on the system. Furthermore, both MonTM without slack monitoring and MonTM with slack monitoring outperform the state-of-the-art techniques for all uses cases. This observation is also valid across the best-effort tasks within the benchmarks as MonTM also reduces the extrema and the quantiles of the execution times. While GDP and PdRM rely on the peak-power consumption of the tasks, MonTM can fully exploit the available thermal headroom and thereby reduce the average run-time by 7%-44% without slack monitoring. In addition, the slack monitor further reduces the average run-time of the best-effort tasks by another 1%-6%. Here, the reduction is limited by the fact that not all best-effort tasks overlap with nearby safety-critical tasks and that not all CFGs consist of multiple execution paths. By analyzing the individual execution times of the best-effort tasks in the low_30_15 use case in Fig. 5b, this observation can be confirmed. The execution time of some best-effort tasks can be reduced by an additional 12%.
4.4 Overhead

Finally, we evaluate the run-time and the hardware overhead of MonTM. Tab. 1 presents the average and the maximal run-time overhead of MonTM compared to PdRM and GDP for the use cases with a low variance in the power consumption. It should be noted that the other use cases show similar overheads as the run-time overhead is independent of the variance in the power consumption. It can be seen that the run-time overhead of MonTM, required for the configuration of the hardware, is negligible compared to the state of the art. The main reason for that is that the technique is purely implemented in hardware. In contrast to that, GDP introduces the largest overhead due to its large computational complexity. As the maximal run-time overhead is even of the same order of magnitude than the execution times of some tasks, GDP is not suited for the studied MCS use cases.

![Figure 5](image-url) Execution times of the best-effort tasks measured on the FPGA prototype.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>low_15_15</td>
<td>292 µs</td>
<td>316 µs</td>
<td>15 ms</td>
<td>30 ms</td>
<td>3 µs</td>
<td>8 µs</td>
</tr>
<tr>
<td>low_15_30</td>
<td>309 µs</td>
<td>354 µs</td>
<td>22 ms</td>
<td>73 ms</td>
<td>3 µs</td>
<td>8 µs</td>
</tr>
<tr>
<td>low_30_15</td>
<td>296 µs</td>
<td>325 µs</td>
<td>17 ms</td>
<td>42 ms</td>
<td>4 µs</td>
<td>8 µs</td>
</tr>
<tr>
<td>low_30_30</td>
<td>314 µs</td>
<td>364 µs</td>
<td>24 ms</td>
<td>92 ms</td>
<td>4 µs</td>
<td>8 µs</td>
</tr>
</tbody>
</table>
Table 2 The resource consumption of MonTM relative to the implementation of the FPGA prototype.

<table>
<thead>
<tr>
<th>Component</th>
<th>Slice LUTs</th>
<th></th>
<th>Slice Registers</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>abs.</td>
<td>rel.</td>
<td>abs.</td>
<td>rel.</td>
</tr>
<tr>
<td>Router</td>
<td>101</td>
<td>&lt; 0.1%</td>
<td>208</td>
<td>0.2%</td>
</tr>
<tr>
<td>Thermal Manager</td>
<td>70</td>
<td>&lt; 0.1%</td>
<td>60</td>
<td>&lt; 0.1%</td>
</tr>
<tr>
<td>Progress Monitor</td>
<td>1465</td>
<td>1.0%</td>
<td>3176</td>
<td>3.3%</td>
</tr>
<tr>
<td>Probe</td>
<td>356</td>
<td>0.2%</td>
<td>830</td>
<td>0.9%</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>1997</strong></td>
<td><strong>1.3%</strong></td>
<td><strong>4274</strong></td>
<td><strong>4.4%</strong></td>
</tr>
</tbody>
</table>

Tab. 2 presents the absolute and relative hardware overhead for each component of MonTM for one tile. With a total overhead of 1.3% in terms of slice LUTs and 4.4% in terms of slice registers, the hardware overhead is well justified considering the performance improvements that MonTM offers.

## 5 Conclusion

In this paper, we presented MonTM, a monitoring-based thermal management strategy for MCSs. MonTM uses a DTM interconnect to communicate the thermal pre-error of safety-critical tasks. Hence, it is possible to throttle best-effort tasks in favor of safety-critical tasks. Furthermore, MonTM uses a slack monitor to monitor the minimal V/f requirement of safety-critical tasks based on their progress and their deadline. Thereby, the DTMs are able to safely reduce the frequency of critical tasks in order to increase the thermal budget of best-effort tasks. In our evaluation, we show that MonTM reduces the average run-time of best-effort tasks by up to 45% compared to the state of the art without violating thermal and deadline requirements.

## References

MonTM: Monitoring-Based Thermal Management for Mixed-Criticality Systems

Dynamic Power Consumption of the Full Posit Processing Unit: Analysis and Experiments

Michele Piccoli
Dipartimento di Elettronica,
Informazione e Bioingegneria (DEIB),
Polytechnic University of Milano, Italy

Davide Zoni
Dipartimento di Elettronica,
Informazione e Bioingegneria (DEIB),
Polytechnic University of Milano, Italy

William Fornaciari
Dipartimento di Elettronica,
Informazione e Bioingegneria (DEIB),
Polytechnic University of Milano, Italy

Giuseppe Massari
Dipartimento di Elettronica,
Informazione e Bioingegneria (DEIB),
Polytechnic University of Milano, Italy

Marco Cococcioni
Dipartimento di Ingegneria dell’Informazione,
University of Pisa, Italy

Federico Rossi
Dipartimento di Ingegneria dell’Informazione,
University of Pisa, Italy

Sergio Saponara
Dipartimento di Ingegneria dell’Informazione,
University of Pisa, Italy

Emanuele Ruffaldi
MMI spa, Pisa, Italy

Abstract

Since its introduction in 2017, the Posit™ format for representing real numbers has attracted a lot of interest, as an alternative to IEEE 754 floating point representation. Several hardware implementations of arithmetic operations between posit numbers have also been proposed in recent years. In this work, we analyze the dynamic power consumption of the Full Posit Processing Unit (FPPU) recently developed at the University of Pisa. Experimental results show that we can model the dynamic power consumption of the FPPU with an acceptable approximation error from $2.84\%$ (32-bit FPPU) to $7.32\%$ (8-bit FPPU). Furthermore, from the synthesis of the power monitoring unit alongside the FPPU we demonstrate that the additional power module has an area cost that goes from $\sim 5\%$ (32-bit FPPU) to $\sim 30\%$ (8-bit FPPU) of the total unit area occupation.

2012 ACM Subject Classification
Hardware → Power estimation and optimization; Hardware → Arithmetic and datapath circuits; Hardware → Reconfigurable logic and FPGAs

Keywords and phrases
power estimation, computer arithmetic, posit numbers

Digital Object Identifier
10.4230/OASIcs.PARMA-DITAM.2023.6

Funding
Work partially supported by H2020 projects EPI-SGA2 (grant no. 101036168, https://www.european-processor-initiative.eu/) and TEXTAROSSA (grant no. 956831, https://textarossa.eu/).

1 Introduction

In the latest years, several representations for real number operations have been proposed by industry and research such as Intel with Flexpoint [17, 19], Google with BFLOAT16 [5], IBM with DLFloat[4], NVIDIA with TensorFloat32 [1], Facebook with logarithmic numbers [16], and Tesla with its configurable floats CFLOAT8-CFLOAT16 [2].

Academic research proposed different alternatives to the IEEE 32-bit Floating-point standard, such as [26] or [25]. One of the most promising alternatives to the IEEE 32-bit Floating-point standard is the Posit™ format [14]. Posits proved to be able to match single precision (i.e. IEEE 32-bit floats) accuracy (in machine learning and neural network tasks)
performance with only 16 bits used for the representation both in our previous works and in independent research [6, 13, 18]. Moreover, with just 8 bits, the overall performances did not degrade critically, as shown in [7, 8].

Several posit-processing hardware architectures have been already proposed.

In [20] a fully functional posit floating point unit was presented alongside a RISC-V posit extension exploiting and overloading the already existent RISC-V IEEE 32-bit float instructions. The authors introduce a posit unit with 32 32-bit posit registers with an additional status register. The final design is a 32-bit posit co-processor that is decoupled from the RISC-V core execution pipeline. The proposed unit reportedly occupies 3507 slice LUTs and 1294 slice registers on an Artix-7-100T Xilinx FPGA running at 100 MHz.

In [15] a benchmark platform for alternative real number arithmetic was designed, including posits. They introduced two components: i) Melodica, a complete posit unit implementing several arithmetics, quires and fused multiply-add operations; ii) Clarinet, a RISC-V core with Melodica support. The authors leveraged the custom op-code space in RISC-V to add custom instructions, as well as a custom C compiler toolchain. Furthermore, they added a new set of posit registers with parametric posit size.

In this paper, we will characterize a standalone and pipelined Full Posit Processing Unit developed at the University of Pisa [11]. The characterization of the unit will be performed using a run-time power estimation methodology [21]. The choice is motivated by the fact that HPC systems have always been subjected by thermal limitations [3]. To operate in an efficiently and reliable way, heat-dissipation and thermal management techniques must be taken into account. To achieve these results, [24] and [23] propose an energy-constrained controller for hardware accelerators and multi-cores CPUs, while [12] implements a resource-constrained methodology. The idea of a complete power identification flow comes from [22], where a model has been instrumented on an OpenRisc 1000 compliant CPU. We adopt [21], since it involves the measurement of several metrics for different design configurations and boards: i) resource utilization and area, ii) timing properties and maximum frequency iii) dynamic power and switching activity characterization.

Hereafter we state the paper organization: in Section 2 we present the posit format and the architecture of the Full Posit Processing Unit. In Section 3 the power identification flow is described, while in Section 4 the experimental results are shown and commented on. Finally, in Section 5 we draw the conclusions and discuss possible future works.

2 The Posit Format and the Full Posit Processing Unit

A posit number [14] is represented by an integer in 2’s complement encoding. The format can be configured in the number of bits $nbits$ and the number of exponent bits $esbits$. The format can have at most 4 fields:

- Sign field $s$: 1 bit;
- Regime field: variable length, composed by a sequence of identical bits stopped by a bit of the opposite value
- Exponent field: variable length, at most $esbits$ bits;
- Fraction field: variable length

Let us consider a posit($nbits$, $esbits$), represented in 2’s complement signed integer $P$ and let $e$ and $f$ (on $F$ bits) be the real values represented by exponent and fraction fields. The real number $r$ represented by $X$ encoding is:

$$
 r = \begin{cases} 
 0, & \text{if } X = 0 \\
 \text{NaN, if } X = 2^{(nbits-1)} \\
 (-1)^s \cdot useed^k \cdot 2^e \cdot (1 + f), & \text{otherwise}
\end{cases}
$$
Where \( \text{useed} = 2^{2^{e\text{bits}}} \). The regime value \( k \) is computed from the regime length \( l \):

\[
k = \begin{cases} 
-l, & \text{if } b = 0 \\
 l - 1, & \text{otherwise}
\end{cases}
\]

Where \( b \) is the value of the single bit of the identical bits in the regime. An example of Posit number is shown in Figure 1.

\begin{align*}
\text{0110000110001000} \\
15143121109876543210 \\
\text{S R E F} \\
\text{11000110001000}
\end{align*}

\textbf{Figure 1} An example of Posit configuration with \( n\text{bits}=16 \) and \( e\text{bits}=2 \). The associated real value to the shown Posit is: \( +1 \cdot 16^1 \cdot 2^0 \cdot (1 + 392/1024) = 22.125 \). The value of useed is \( 2^{2^{2}} = 16 \), since \( e\text{bit} = 2 \) is assumed in this case.

### 2.1 Full Posit Processing Unit (FPPU)

In a previous work [9] we have presented a light Posit Processing Unit, called PPU\textsuperscript{light}. It was an arithmetic unit able to convert from float to posit and vice-versa, integrated within a RISC-V CPU. Then we have implemented a pipelined full posit processing unit, called FPPU [11], which natively supports all the four arithmetic operations between posits, other than comparison and conversion operations. In this work, we aim to analyze the dynamic power consumption of the FPPU, by using modeling and verification tools presented in [21]. Figure 2 shows the FPPU hardware component in its principal internal components. The module has 5 inputs:

- Posit A,B: the two posit operands
- Op: operation code (e.g. ADD, SUB, MUL, DIV)
- clk: clock reference
- valid\_in: states whether FPPU inputs are ready

The output Result is the posit resulting from the operation, while valid\_out states whether the FPPU output is valid. The unit has 4 pipeline stages to reduce the overall latency in terms of maximum clock period constraint; splitting the unit into 4 stages allowed us to increase the clock frequency without incurring timing violations with the registers.

### 3 Dynamic Power Modeling

To analyze dynamic power consumption we adopt the approach proposed in [21], which consists of a three-stage power identification flow (see fig. 3). Starting from the synthesized netlist, the design is simulated by executing different benchmarks, each one selected to stress specific parts of the architecture. During the simulation, the required information is represented by two file types:

- Switching Activity Interchange Format (SAIF): a report which encapsulates all the switching activity information provided by the simulator;
- Value Change Dump (VCD): a file containing all the values assumed by the signals during the simulation.
Figure 2 Full Posit Processing Unit (FPPU) with 4-stage pipeline.

Table 1 FPGA resources utilization for different FPPU cores. All the cores have a conversion with binary32 enabled. The various posit configurations are noted as PXXEYY, where XX denotes \textit{nbits} and YY denotes \textit{esbits}.

<table>
<thead>
<tr>
<th>Part</th>
<th>Posit</th>
<th>LUTs (%)</th>
<th>Registers (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix7-2L</td>
<td>P16E0</td>
<td>1249</td>
<td>16000</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>1410</td>
<td>16000</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>1412</td>
<td>16000</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>453</td>
<td>16000</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>444</td>
<td>16000</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>449</td>
<td>16000</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>P16E0</td>
<td>1249</td>
<td>82000</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>1410</td>
<td>82000</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>1412</td>
<td>82000</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>453</td>
<td>82000</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>444</td>
<td>82000</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>449</td>
<td>82000</td>
</tr>
<tr>
<td>Spartan-7</td>
<td>P16E0</td>
<td>1319</td>
<td>7500</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>1480</td>
<td>7500</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>1475</td>
<td>7500</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>453</td>
<td>7500</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>444</td>
<td>7500</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>449</td>
<td>7500</td>
</tr>
<tr>
<td>Artix7-100T</td>
<td>P16E0</td>
<td>1249</td>
<td>350</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>1410</td>
<td>363</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>1412</td>
<td>365</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>453</td>
<td>227</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>444</td>
<td>238</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>449</td>
<td>245</td>
</tr>
</tbody>
</table>
Table 2 Timing summary of different FPPU cores with maximum theoretically achievable frequency.

<table>
<thead>
<tr>
<th>Part</th>
<th>Posit</th>
<th>Min clock period (ns)</th>
<th>Max frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Artix7-2L</td>
<td>P16E0</td>
<td>22.608</td>
<td>44.232</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>22.162</td>
<td>45.122</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>22.039</td>
<td>45.374</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>15.186</td>
<td>65.850</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>14.715</td>
<td>68.847</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>14.525</td>
<td>67.958</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>P16E0</td>
<td>12.878</td>
<td>77.652</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>12.605</td>
<td>79.955</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>12.507</td>
<td>79.334</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>8.589</td>
<td>116.428</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>8.256</td>
<td>121.595</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>8.224</td>
<td>121.124</td>
</tr>
<tr>
<td>Spartan-7</td>
<td>P16E0</td>
<td>17.727</td>
<td>56.526</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>17.691</td>
<td>56.411</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>17.691</td>
<td>56.526</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>12.372</td>
<td>80.828</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>12.049</td>
<td>83.313</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>12.003</td>
<td>82.994</td>
</tr>
<tr>
<td>Artix7-100T</td>
<td>P16E0</td>
<td>22.457</td>
<td>44.529</td>
</tr>
<tr>
<td></td>
<td>P16E1</td>
<td>22.181</td>
<td>45.083</td>
</tr>
<tr>
<td></td>
<td>P16E2</td>
<td>21.972</td>
<td>45.512</td>
</tr>
<tr>
<td></td>
<td>P8E0</td>
<td>15.028</td>
<td>66.542</td>
</tr>
<tr>
<td></td>
<td>P8E1</td>
<td>14.576</td>
<td>68.605</td>
</tr>
<tr>
<td></td>
<td>P8E2</td>
<td>14.596</td>
<td>68.511</td>
</tr>
</tbody>
</table>

SAIF and VCDs are extracted and then parsed, giving us power consumption and signal-switching activity. In particular, two metrics are adopted for measuring the switching activity:

- **Hamming Weight Count (HWC):** used for data signals, represents the actual number of bits that change their state;
- **Single Toggle Count (STC):** used for control signals, represents the number of times that the signal changes, regardless of its number of bits.

This distinction is driven by design rules and the purpose of the signals. Usually, in data signals, the number of changing bits is strongly correlated with the power consumption variation, while instead, the toggle of the control signals indicates a change in the hardware operation being executed. This change, and so the power consumption, is correlated more to the toggling rate rather than the actual number of bits, hence the choice.

In the third step, the power model is identified employing a linear regression, where the input matrix is composed of the switching activity of the signals and the observation is the collected power consumption. Once obtained the final model, this can be injected into the monitored design through a simple piece of logic, as mentioned in [21]. This additional hardware is composed of the identified counters (STC and HWC) plus an adder, implementing the equation 1, where:
\[ \hat{p}_t = \sum_{i \in HWC} c_i \cdot S_{t,i} + \sum_{j \in STC} c_j \cdot S_{t,j} \] (1)

The model tells us that the power at time sample \( t \) is given by the contribution of the classified signals (HWC or STC) at time sample \( t \), conveniently multiplied by the estimated coefficient.

Note that it is also possible to constrain the identification step both on used resources and exploration depth. The first constraint limits the number of available resources (LUT and FF) and thus performance counters size, while the second one sets a maximum level in the design hierarchy, where the identification will stop.

### 4 Experimental Results

To assess our model, we tested four benchmarks (the basic arithmetic operations) in random order, adding also no-op periods to instruct it on operative and idle states, on different configurations of the FPPU. Below, in Table 3, area and timing configurations are reported for each FPPU configuration, the target FPGA is an Artix7-100T (part xc7a100tcsge324-1).

<table>
<thead>
<tr>
<th>Posit configuration</th>
<th>Synthesis frequency (MHz)</th>
<th>Used resources (LUT + FF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P32E2</td>
<td>25.00</td>
<td>4049 + 520</td>
</tr>
<tr>
<td>P32E1</td>
<td>25.00</td>
<td>3669 + 513</td>
</tr>
<tr>
<td>P32E0</td>
<td>25.00</td>
<td>3523 + 509</td>
</tr>
<tr>
<td>P16E2</td>
<td>40.00</td>
<td>1817 + 378</td>
</tr>
<tr>
<td>P16E1</td>
<td>40.00</td>
<td>1785 + 367</td>
</tr>
<tr>
<td>P16E0</td>
<td>40.00</td>
<td>1500 + 238</td>
</tr>
<tr>
<td>P8E2</td>
<td>50.00</td>
<td>750 + 259</td>
</tr>
<tr>
<td>P8E1</td>
<td>50.00</td>
<td>734 + 250</td>
</tr>
<tr>
<td>P8E0</td>
<td>50.00</td>
<td>718 + 238</td>
</tr>
</tbody>
</table>
After the benchmarks have been preprocessed correctly, they are randomly shuffled and fed into the identification flow. Note that the dataset is split into train and test sets, one of the traditional methods.

To evaluate model quality we adopt the RMSE metric, used also in [21]. RMSE is defined in equation 2, where $E$ is the mean, $\hat{p}$ and $p$ are, respectively, the estimated and actual power.

$$RMSE = \sqrt{E((\hat{p} - p)^2)}$$

Then the RMSE has been normalized w.r.t. the difference between the maximum and minimum values of $p$, see equation 3. This choice tries to give more context to the error measurement, taking into account the computing peak and rest values, quantified respectively in $\max(p)$ and $\min(p)$.

$$RMSE\% = \frac{RMSE}{(\max(p) - \min(p))}$$

In Table 4, for each FPPU, we report the RMSE and the estimated performance counters area w.r.t. the design total.

**Table 4** Identification results targeting an Artix7-100T.

<table>
<thead>
<tr>
<th>Posit configuration</th>
<th>RMSE (mW)</th>
<th>RMSE Normalized (%)</th>
<th>Area (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>P32E2</td>
<td>0.426</td>
<td>2.84</td>
<td>5.01</td>
</tr>
<tr>
<td>P32E1</td>
<td>0.461</td>
<td>3.33</td>
<td>16.53</td>
</tr>
<tr>
<td>P32E0</td>
<td>0.429</td>
<td>3.06</td>
<td>4.26</td>
</tr>
<tr>
<td>P16E2</td>
<td>0.223</td>
<td>3.72</td>
<td>7.06</td>
</tr>
<tr>
<td>P16E1</td>
<td>0.333</td>
<td>5.56</td>
<td>5.34</td>
</tr>
<tr>
<td>P16E0</td>
<td>0.284</td>
<td>4.75</td>
<td>4.33</td>
</tr>
<tr>
<td>P8E2</td>
<td>0.284</td>
<td>7.10</td>
<td>33.13</td>
</tr>
<tr>
<td>P8E1</td>
<td>0.279</td>
<td>6.99</td>
<td>19.32</td>
</tr>
<tr>
<td>P8E0</td>
<td>0.293</td>
<td>7.32</td>
<td>29.66</td>
</tr>
</tbody>
</table>

One can notice that the FPPU 8 presents an error and area degradation w.r.t. the other two configurations, this happens since the unit has a very low power consumption, on average between 3 and 5 mW when computing, thus the metric is more sensitive to outliers in this small range.

Regarding the higher area ratio, the estimated performance counters size is similar to the other solutions, while the FPPU 8 area decreases, thus increasing the ratio.

To provide a complete overview of the identified model, we report the plots of the ones obtained by the FPPUs with exponent esbits=2, since they are the most efficient in deep neural networks applications, as [10] reports.

Figure 4 shows the prediction on the FPPU operation ADD. The model in Figure 5 has been tested on the operation SUB instead. Finally, in Figure 6 the prediction on operation DIV is reported. Note that the number of plotted samples is reduced to provide a more detailed view of the two plots.
Figure 4 Prediction of the model trained on an FPPU with $nbits=8$ and $esbits=2$. Around time sample 220 the unit goes into an idle state.

Figure 5 Prediction of the model trained on an FPPU with $nbits=16$ and $esbits=2$. Around time sample 210 the unit goes into an idle state.

5 Conclusions and future works

In this paper, we first reviewed a recently designed and synthesized configurable Posit Processing Unit, previously developed by the authors of this study.

Then we modeled for the first time its dynamic power consumption and we reported the resulting figures from the power model component synthesized in FPGA. For this second part, we employed the framework presented in [21]. The results show an acceptable error for each of the proposed FPPUs and a light area impact, proving the feasibility of a possible performance counters implementation along the FPPU.

As a future work, we plan to perform a comparison between our FPPU and a traditional FPU [26]. This would highlight the pros and cons of the Posit approach in hardware design and, in general, with intensive computing workloads.

Another possibility involves the integration in a real case CPU, to evaluate the performances while executing standard CPU benchmarks or while training deep neural networks.
Figure 6 Prediction of the model trained on an FPPU with \( nbits=32 \) and \( esbits=2 \). Around time sample 160 the unit goes into an idle state.

References


Dynamic Power FPPU


Adjacent LSTM-Based Page Scheduling for Hybrid DRAM/NVM Memory Systems

Manolis Katsaragakis
Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece

Konstantinos Stavrakakis
Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece

Dimosthenis Masouros
Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece

Lazaros Papadopoulos
Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece

Dimitrios Soudris
Microprocessors and Digital Systems Laboratory, National Technical University of Athens, Greece

Abstract
Recent advances in memory technologies have led to the rapid growth of hybrid systems that combine traditional DRAM and Non Volatile Memory (NVM) technologies, as the latter provide lower cost per byte, low leakage power and larger capacities than DRAM, while they can guarantee comparable access latency. Such kind of heterogeneous memory systems impose new challenges in terms of page placement and migration among the alternative technologies of the heterogeneous memory system. In this paper, we present a novel approach for efficient page placement on heterogeneous DRAM/NVM systems. We design an adjacent LSTM-based approach for page placement, which strongly relies on page accesses prediction, while sharing knowledge among pages with behavioral similarity. The proposed approach leads up to 65.5% optimized performance compared to existing approaches, while achieving near-optimal results and saving 20.2% energy consumption on average. Moreover, we propose a new page replacement policy, namely cluster-LRU, achieving up to 8.1% optimized performance, compared to the default Least Recently Used (LRU) policy.

2012 ACM Subject Classification Computer systems organization → Heterogeneous (hybrid) systems; Hardware → Emerging tools and methodologies

Keywords and phrases Page Placement, Long Short-Term Memory, LSTM, Prediction, NVM, DRAM

Digital Object Identifier 10.4230/OASIcs.PARMA-DITAM.2023.7

Funding This work has been partially funded by EU Horizon 2020 program under grant agreement No 101015922 AI@EDGE (https://aiatedge.eu/).

1 Introduction

Over the last years, the rapid growth of applications that utilize, process and handle large data sets, while following the in-memory processing paradigm and pursuing sustainability is increasing in high pace and has exploded the number of data generated [10]. Applications derived from alternative domains, such as Machine Learning (ML) deployed on Cloud/HPC systems for training and inference [2], Online Analytical Processing (OLAP) applications and big-data analytics [9], significantly increase the demand for efficient storage and processing of data generated. This leads to I/O, memory bottlenecks and high pressure in the main memory of existing computing paradigms and performance degradation [11].
Such kind of applications are traditionally deployed on HPC and (pre-)exascale systems that integrate DRAM. However, despite their fast access latency, existing DRAM technologies face significant scalability issues [19], while leading to increased energy requirements, due to high leakage and refresh power, in order to maintain the data active inside the memory technology [17]. Therefore, performing more complex simulations and analytics by integrating more DRAM modules on each computing node, is neither a scalable nor a sustainable solution. To overcome these limitations, recent computing paradigms adopt Non-Volatile Memory (NVM), such as Spin-Transfer Torque RAM (STT-RAM), Phase Change Memory (PCM), Resistive-RAM (ReRAM) technologies and other. These technologies are inferior to existing DRAMs in terms of performance, however they achieve near-DRAM access latency, while they consume less energy, provide lower cost per GB, as well as persistence and higher scalability [10]. Modern commercial state-of-the-art platforms integrate Intel Optane DC Persistent Memory (DCPM) in the same memory layer with DRAM, providing a hybrid memory system, which consists of a large, energy efficient, but high latency (and/or low bandwidth) NVM and a fast DRAM of limited capacity, increased energy requirements and higher cost per byte.

Aiming to identify trade-offs between performance and energy consumption over hybrid DRAM/NVM systems, the clustering of pages is a promising solution [8]. Traditional page scheduling approaches tend to store frequently accessed (hot) data on the fast DRAM, in order to optimize performance and least accessed (cold) data on the slow, but energy efficient NVM, in order to provide energy gains [5]. Nevertheless, providing an efficient page clustering and placement scheme still remains non-trivial. Several prior state-of-the-art researches have investigated the problem of page placement [5, 20, 7]. However, existing approaches do not take advantage of spatio-temporal characteristics of the application’s pages, but their decision making is limited on the behavior of each individual page behavior, thus restricting the potential performance and energy gains that can be derived.

In order to fully exploit the hybrid memory systems characteristics, the Machine Learning paradigm is widely integrated in operating systems [8], as it can combine near-optimal results, low-overhead and real-time decision making. In this work, we introduce a page scheduling approach, which integrates a Critical Page Selector mechanism, a History-based Predictor and an Adjacent Long Short Term Memory (LSTM)-based Predictor. Page placement algorithms can strongly take advantage of spatio-temporal locality among pages [18]. Thus, we use LSTM networks to enable fast and accurate prediction of the memory accesses per page, respectively, in order to take advantage of temporal locality. Moreover, we enhance our predictor with knowledge of neighboring pages, aiming to take advantage of spatial locality and the behavioral correlation of neighboring pages [18]. The essential tuning knob of the system is the designation of the pages to be placed on a DRAM/NVM system, aiming to optimize performance and/or reduce energy consumption. The novel contributions of this work are the following:

- We propose a Critical Page Selector, for efficiently identifying and clustering critical pages based on read and write access operations over the hybrid memory system.
- We propose an Adjacent LSTM-based Predictor mechanism for accurately predicting the number of page memory accesses. We integrate knowledge sharing among application pages with behavioral similarity based on k-nearest neighbors clustering and we evaluate our approach against state-of-the-art solutions, showing that our framework achieves up to 65.5% optimized performance and 20.2% less energy consumption on average.
We integrate a novel page eviction policy on main memory, namely clustered-LRU, which extends the default, widely used, Least Recently Used (LRU) policy, based on the K-means clustering algorithm.

The rest of this paper is organized as follows: Section 2 presents related work. In Section 3 we present the core principles of proposed page scheduler, while in Section 4 we provide an experimental evaluation and analysis of our scheduler and discuss key findings of our research. Finally, Section 5 concludes this paper.

2 Related Work

Several works have been conducted, aiming to target the problem of data placement over hybrid DRAM/NVM systems. Authors of [4] propose a runtime framework for adaptive granularity data placement for graph-based applications. Similarly, authors of [7] implement a set of libraries for object placement on heterogeneous memory systems. In [12] a memory management scheme for disaggregated memory systems is presented, aiming to support migration and hot/cold pages identification. Moreover, authors of [6] propose NUMA-aware hybrid allocation strategies for latency-sensitive and bandwidth-sensitive applications. In [13] authors design an object placement mechanism to reduce write traffic on NVM.

ML-based approaches have been proposed, in order to tackle the problem of object/page characterization and placement. Authors of [8] propose leveraging Recurrent Neural Networks (RNNs) for predicting memory access patterns, in order to improve memory prefetching. In a similar perspective, the authors of [20] propose a neural network based hardware prefetcher by predicting the access patterns of applications with linked data structures, compressed data formats and data dependent control flows. In [5], authors design a page scheduler for heterogeneous DRAM/NVM systems, based on deep learning techniques, namely Kleio.

Although research has illuminated the potential impact of efficient page scheduling for heterogeneous DRAM/NVM systems, no study to date, according to our knowledge, has evaluated a scheduling policy based on LSTMs, boosted by neighboring knowledge sharing. Kleio [5] is the most similar approach to ours, however there exist several fundamental differences:

- We propose and implement an adjacent LSTM-based predictor, enhanced with knowledge of pages with behavioral similarity in terms of memory access patterns, based on k-nearest neighbors clustering.
- We integrate a more sophisticated main memory replacement policy, namely clustered-LRU, aiming to cluster pages based on their access pattern.
- We propose a custom loss function evaluation for optimizing the training phase, in order to incorporate alternative weights according to each page criticality on the target application’s performance.

3 Proposed Methodology

The key idea of our proposed approach is to provide a run-time decision making scheduler for efficiently placing pages over heterogeneous DRAM/NVM memory systems, in order to optimize performance and energy consumption. More specifically, the main objective is to maximize the number of application’s memory requests that are served from DRAM, thus to maximize performance, while reducing the energy consumption by placing data on low-power NVM when they are not frequently processed. Our proposed scheduler consists of three major components: (i) the Critical Page Selector, (ii) the Adjacent LSTM-based Predictor.
and (iii) the History-based Predictor. Critical Page Selector is responsible for efficiently identifying the critical pages that have significant impact on the overall performance, based on past memory accesses. The Adjacent LSTM-based Predictor is responsible for providing memory accesses predictions based on LSTM networks, aiming to co-exist and optimize History-based Predictor, which provides memory accesses predictions, however its effectiveness in providing applications with fast (i.e., in-DRAM) data accesses inherently depends on the application data access behavior [5]. Typical page placement approaches mostly rely on history-based approaches, resulting to sub-optimal placement decisions. Our proposed scheduler is illustrated in Fig. 1. As input to our framework, we provide the target application with the corresponding workload. The application consists of \( M \) memory pages \( (p) \). Page scheduling occurs on every scheduling epoch. As scheduling epoch, we define the interval between two consecutive placement decisions.

3.1 Critical Page Selector

The core functionality of the Critical Page Selector component is the identification of performance-critical pages of the input workload, based on their actual memory accesses over the past \( N \) scheduling epochs. Ideally, if computational resources and real-time requirements were not a bottleneck, the maximum prediction accuracy could be achieved by deploying a single LSTM for each application page, respectively. However, this would lead to increased demands in terms of required resources, while the decision latency would skyrocket. Thus, the Critical Page Selector is designed to classify the pages on two major categories: a) Critical, which require sophisticated decision making through LSTM-based solution and a miss-placement can be significant for the application’s performance and b) Non-Critical, which represent those pages, whose influence is not that significant for the application’s performance, thus they are tolerant to miss-placements and a typical lightweight History-based Predictor can handle this decision.

The classification criteria of pages to Critical and Non-Critical is strongly related to the number of past read and write accesses of each page, respectively. Due to the inherent asymmetry of read and write access latency on NVMs and their limited write endurance, the impact of write operations on the application’s performance and energy consumption is more dominant. Thus, we consider weighted accesses of page \( p \) for the scheduling epoch \( i \), as shown in Eq. 1. Constants \( \alpha \) and \( \beta \) are set to 0.75 and 0.25, respectively.

\[
\text{Accesses}_i(p) = \alpha \times \text{writes}_i(p) + \beta \times \text{reads}_i(p)
\]
For the scheduling epoch $i$, we define a binary function $MP_i(p)$ (Eq. 2), based on the placement decision, which indicates whether the page $p$ was misplaced on scheduling epoch $i$. A page is defined as misplaced by the Critical Page Selector, when the page was not placed in the optimal memory technology, due to page hotness inaccurate prediction in the past. A page is characterized as hot when the number of past accesses exceeds a user-defined threshold $h$ and thus is expected to maintain this behavior in the next scheduling epoch.

$$MP_i(p) = \begin{cases} 
1 & \text{if } p \text{ was misplaced on epoch } i \\
0 & \text{if } p \text{ was properly placed on epoch } i 
\end{cases} \quad (2)$$

For every individual page $p$ of the input application and for $N$ past scheduling epochs, we define profit function (Eq. 3), which is the essential factor for the final classification of the misplaced pages and indicates impact of the corresponding misplacement, measured on the summary of accesses of $N$ previous epochs.

$$\text{Profit}(p) = \sum_{i=0}^{N} \text{Accesses}_i(p) \times MP_i(p) \quad (3)$$

In order to classify the pages, we define $\lambda$, a user-defined constant. If the profit function of page $p$ is higher than $\lambda$, then the page $p$ is considered as Critical, therefore it is fed as input to the LSTM-based Predictor (3a), otherwise it is considered as Non-Critical and given as input to History-based Predictor (3b).

### 3.2 Adjacent LSTM-based Predictor

This component is responsible for accurately predicting the number of Critical page accesses (as derived from Critical Page Selector) for the next scheduling epoch. We utilize a single LSTM for every individual page, consisting of two layers with 256 neurons per layer, followed by one Dense layer. Furthermore, we deploy k-nearest neighbors algorithm, in order to encapsulate the spatio-temporal locality of our application without adding significant computation overhead [18]. We cluster the $M$ application pages on groups of $k$ pages, according to behavioral similarity on previous scheduling epochs. Constant $k$ is set to 8. The input of the LSTM for page $p$ on scheduling epoch $i$ is a 2D-feature vector of size $k \times l$, where $l$ denotes the history length, which is set to 20 through experimentation.

The output of the per-page LSTM is the predicted number of main memory accesses for the next scheduling epoch. The input sequence is normalized between 0 and 1 using $\text{softmax}$ function, to stabilize the gradient descent step and achieve faster convergence. In contrast to existing approaches [8, 5], the only information required from the model are the relative accesses of the pages, as the absolute prediction of accesses would lead to extra computational overhead and potential fault predictions. Significant role for the efficiency of our proposed scheduler has the selection of the loss function. In contrast to existing approaches, such as [5] which utilizes the mean squared error loss function, we design and implement a custom weighted loss function, aiming to weight each prediction’s contribution to the cost function. The custom loss function for page $p$ on scheduling epoch $i$ is defined in 4.

$$\text{Loss}_i(p) = \text{real}_i(p) \times \log(\text{predicted}_i(p)) \times w_i(p) \quad (4)$$

The variables $\text{real}_i(p)$ and $\text{predicted}_i(p)$ denote the normalized real and predicted value of page $p$ on epoch $i$, respectively, while $w_i(p)$ indicates the corresponding weight. The neural
network aims to minimize the custom loss value between the predicted and actual values, using the Adam optimizer and a learning rate equal to 0.01. The training stops if the loss for the validation dataset is not reduced for \( s \) consecutive training epochs. We set \( s \) equal to 30 epochs.

Regarding the training phase of our proposed scheduler, the training time of an LSTM for every individual page can skyrocket due to huge overhead. Thus, inspired by [8], we detect the most dominant pages over the \( c \) most performance-critical pages. Variable \( c \) is a user-defined threshold derived through extensive experiments. 75% of the dataset is utilized for training and 25% for validation.

### 3.3 History-based Predictor

The Non-Critical pages, as derived by the Critical Page Selector are fed as input to the History-based Predictor, which strongly relies on existing approaches, such as [16]. The core functionality of this component is the selection of page accesses based on past traffic patterns and strongly relies on the assumption that both cold and hot pages will maintain their pattern based on the latest scheduling epochs, e.g. a highly-accessed page will remain highly-accessed. This kind of scheduler is vulnerable to mis-predictions. However, due to the Critical Page Selector strategy, such faults will not significantly affect the performance of a page misplacement on DRAM/NVM system.

### 3.4 Page Grouping, Placement and Migration

The predictions of the LSTM-based Predictor and the History-based Predictor are finally accumulated and sorted in ascending order based on the number of the predicted memory accesses. Our grouping policy aims to split the pages into two distinct groups, i.e. hot pages and cold pages, based on a user-defined threshold \( t \in [0, 1] \). The \( t\% \) is selected to be placed on the DRAM, while the \((1 - t)\%\) is placed on the NVM. Through this classification the hot pages can benefit from the fast DRAM, while cold pages that are not accessed frequently take advantage of the low-power storage of persistent memory.

However, the state of each individual page can be modified in consecutive scheduling epochs, thus creating the necessity for page reorganization between the DRAM and NVM memory technologies. Based on the prediction of the upcoming epoch, each page is either maintained on the same memory technology or migrated to the other technology. We target engines that allow seamless page migration, which is overlapped with the computation, thus overhead of the migration between DRAM and NVM is negligible [5, 14].

### 3.5 Clustered-LRU Replacement Policy

Aiming to further optimize the performance of our proposed framework, we integrate a page eviction policy from the main memory, namely clustered-LRU. Our proposed replacement policy extends the LRU replacement policy, which is the state-of-the-art replacement policy on main memories. Inspired by the clustering approach implemented in [8], we integrate a k-means clustering approach, in order to cluster the pages.

The number of clusters is chosen through extensive evaluation based on inspecting the distribution of addresses of the whole address space. Each page is clustered with respect to the number of read and write accesses on the main memory (DRAM or NVM). Through this clustering, the sparsity of the address space of an application is avoided. Every individual page is assigned with a unique cluster ID, which represents the group of pages that the corresponding page belongs to.
Table 1 Overview of Benchmarks.

<table>
<thead>
<tr>
<th>Benchmark Suite</th>
<th>Benchmark ID</th>
<th>Application Domain</th>
<th>Page Write Accesses</th>
<th>Page Read Accesses</th>
</tr>
</thead>
<tbody>
<tr>
<td>PARSEC [1]</td>
<td>Blacksholes PS1</td>
<td>Finance</td>
<td>4881</td>
<td>66216</td>
</tr>
<tr>
<td></td>
<td>Bodytrack PS2</td>
<td>Computer Vision</td>
<td>32411</td>
<td>122371</td>
</tr>
<tr>
<td></td>
<td>Stresscluster PS3</td>
<td>Data Mining</td>
<td>165495</td>
<td>31915</td>
</tr>
<tr>
<td></td>
<td>Bplustree RD2</td>
<td>Graph Theory</td>
<td>108274</td>
<td>346733</td>
</tr>
<tr>
<td></td>
<td>Hotspot RD3</td>
<td>Physics Simulation</td>
<td>5186</td>
<td>197743</td>
</tr>
<tr>
<td></td>
<td>K-means RD4</td>
<td>Data Mining</td>
<td>187364</td>
<td>556603</td>
</tr>
<tr>
<td></td>
<td>Lud RD5</td>
<td>Linear Algebra</td>
<td>370481</td>
<td>329342</td>
</tr>
</tbody>
</table>

During every scheduling epoch, we maintain information about the most active address clusters, i.e. the clusters that have the highest number of page read and write accesses on the main memory. Clusters are then sorted in descending order based on the number of accesses, thus pages that belong to the most active clusters will be prioritized to retain their position in DRAM during the eviction process. Through this policy, we take advantage of the spatial and temporal locality of the data, based on the observation that a cluster that is highly active during a scheduling epoch will probably remain active within the next scheduling epoch as well. Moreover, by maintaining the most highly-accessed clusters on the main memory, the number of page accesses on the slow disk are avoided, thus performance degradation is avoided.

4 Experimental Setup and Evaluation

4.1 Experimental Setup

Our experiments were conducted on a single node with a 2x20 core Intel Xeon Gold 5218R CPU @2.10GHz with 4x32GB DDR4 DIMMs. In order to derive the required tracing data, we utilize the Intel Pintool [15], which is the standard tool for dynamic binary instrumentation framework for x86-64 instruction-set architecture that enables the creation of dynamic program analysis custom tools. We consider 4 KB virtual page ID, that corresponds to the virtual memory address and we group memory accesses into scheduling epochs interval similar to [5].

Similar to existing approaches [5] and in order to evaluate the impact of our proposed scheduler, we design an in-house lightweight heterogeneous DRAM/NVM memory system simulator. We simulate a memory system that consists of a fast memory (i.e., DRAM) and one with high access latency (i.e., NVM). The specific memory characteristics regarding the access latency per memory technologies are derived by [5]. We integrate the Adjacent LSTM-based Scheduler on our simulator, which is responsible for placing, migrating and monitoring the behavior of pages. Last but not least, for our evaluation we utilize a set of benchmarks from alternative application domains, derived by Rodinia 3.1 [3] and PARSEC [1] benchmark suites. Table 1 summarizes the benchmarks used for our experimental evaluation and technical characteristics regarding the page read and write page accesses.

4.2 Experimental Evaluation

Comparative Performance Analysis. We evaluate our Adjacent LSTM-based page scheduler against existing scheduling algorithms. Initially, in order to quantify the performance of our approach against the optimal solution, we augment the comparison by adding an Oracle prediction mechanism, which possesses all the page information a priori and provides the optimal solution based on exhaustive search method. Moreover, we implement from scratch
and compare our proposed scheduler against a history-based approach [16], which is a straightforward solution for page placement on heterogeneous memory systems, based on the pattern of previous history epochs. Finally, we implement from scratch and compare against a state-of-the-art page scheduler which utilizes machine intelligence, namely Kleio [5]. As evaluation metric we utilize the DRAM hit-rate metric, indicating the percentage of requests served from DRAM (higher DRAM hit-rate corresponds to higher performance).

Figure 2 illustrates the comparative analysis of the alternative scheduling policies. The X-axis denotes the corresponding benchmark ID, as derived from Table 1, while Y-axis represents the DRAM hit-rate. We observe that our approach outperforms both history-based scheduler and Kleio in all experiments, by achieving up to 65.5% and 32.7% higher DRAM hit-rate, respectively. As expected, history-based predictor behaves worse compared to other approaches, as it does not have any intelligence for placement. Regarding the comparison with Kleio, our Adjacent LSTM-based scheduler performs better due to the fact that we achieve optimized placement and migration decisions. Moreover, our proposed scheduler converges to the optimal solution (RD1, RD3, RD4, RD5 derived by the Oracle prediction, by achieving down to 3.9% miss from the optimal solution(RD3). However, in a subset of benchmarks(PS1, PS2, PS3, RD2), there is still space for further optimization in order to approximate near-optimal results. This is due to the fact that automatic memory pattern discovery is not straightforward and cannot be effectively determined by Recurrent Neural Networks(RNNs), as it has already been indicated in [8].
Comparative Accuracy Analysis. The functionality of our scheduler is directly linked to the efficiency of our proposed Adjacent LSTM-based predictor for page accesses prediction. Thus, we evaluate the Root Mean Square Error (RMSE) of our predictor and compare with the prediction mechanisms of the history-based approach and Kleio, respectively. Figure 3 illustrates the RMSE comparison of alternative approaches. The X-axis denotes the corresponding benchmark ID and the Y-axis reports the RMSE in logarithmic scale. As expected, the history-based predictor does not provide high accuracy, as it only relies on past epochs. The predictor integrated on our scheduler outperforms both the history-based scheduler and Kleio. More specifically, our proposed scheduler achieves 74.8% less RMSE compared to history-based approach on average and 54.9% less RMSE compared to Kleio on average. The former is due to the fact that history-based scheduler does not provide significant machine intelligence, thus there exists high randomness, while the latter is due to the fact that our Adjacent LSTM-based predictor takes advantage of the knowledge of pages with behavioral similarity in terms of access pattern, in contrast to Kleio, which does not exchange any knowledge among pages.

Comparative Energy Consumption Analysis. Efficient page scheduling policies for heterogeneous memory systems should be able to provide sustainable behavior. Thus, we perform experiments for evaluating the overall energy consumption of both DRAM and
NVM. We utilize the energy models presented in [21]. Figure 4 depicts the normalized energy consumption of the alternative schedulers over the benchmark workloads. *Adjacent LSTM-based* approach performs significantly better in the energy consumed. More specifically, our proposed scheduler achieves up to 38.7% and 24.3% less energy consumption compared to history-based and *Kleio* scheduler, respectively.

The key insight for the reduced energy consumption of the *Adjacent LSTM-based scheduler* is the efficient page migration between DRAM and NVM. Through the efficient prediction mechanism, pages remain in the DRAM as long as it is predicted to have increased number of accesses, i.e. characterized as hot, while for the rest of the predictions are migrated and stored in the low-power NVM. Once they become hot again they migrate again to DRAM, for the period of the increased number of accesses, thus combining increased performance and low energy consumption.

Aiming to further exploit the behavior of energy consumption, we first observe that there is a correlation between performance and energy. For instance, the RD2 benchmark provides increased energy consumption, while it provides comparatively low DRAM Hit-rate. This is due to the fact that both DRAM and NVM are utilized for higher period of time. Moreover, we observe that there exist benchmarks which even though they provide low DRAM Hit-rate they also provide reduced energy consumption (e.g. PS3). This is due to the fact that the PS3 benchmark is read-heavy. Through the memory traces collected, the write/read ratio is measured to 0.19. Thus energy-expensive write operations are avoided. Similar observations can be derived for the other benchmarks.

**Replacement Policy Evaluation.** Last but not least, we evaluate the impact of the underlying page replacement policy on main memory over our LSTM-based framework. We compare our proposed replacement policy, namely clustered-LRU, against the default replacement LRU policy. Figure 5 indicates the DRAM Hit-rate optimization derived by our proposed replacement policy. We observe that the DRAM hit-rate is optimized up to 8.1% compared to the default LRU policy. This is due to the fact that highly-accessed pages are mainly accessed directly from the main memory and not from the low-latency disk. Moreover, through our proposed approach, the replacement of clusters of pages instead of single pages reduces the number of replacement requests both on DRAM and NVM.

### 4.3 Discussion

In this subsection, we indicate key findings derived from our experimental analysis and evaluation. **Machine intelligence methods can be effectively utilized and combined for page placement.** Throughout our observations on subsection 4.2 we observe that the combination of alternative machine learning models, such as LSTMs and k-nearest neighbors in our case, can boost the performance(Fig. 2), as the most crucial factor for optimized performance is the accuracy of the corresponding predictor. Thus, the exploration and integration of alternative machine learning approaches is of major research interest, as the page placement can provide further optimizations, especially in application workloads that have still performance gap compared to the Oracle scheduler.

Furthermore, **poor replacement policy cannot allow an heterogeneous memory system to fully benefit from an efficient page scheduler approach.** As indicated in Figure 5 widely utilized approaches, such as the LRU policy have still significant space for optimization. Therefore, the investigation of alternative replacement policies can further optimize the performance of existing placement algorithms.
Efficient data placement and migration can exploit the advantages of the sustainable nature of recent NVM technologies. As indicated in 4 an efficient page placement scheduler provides energy optimizations, despite the fact that the main objective of our Adjacent LSTM-based scheduler is performance-oriented. Further energy optimizations can be potentially achieved through the design of page placement policies aiming to optimize energy/power consumption.

5 Conclusion

In this paper, we present a novel approach for efficient page placement on heterogeneous DRAM/NVM systems. We design an Adjacent LSTM-based approach for placing pages based on page accesses prediction through knowledge of pages with behavioral similarity. Our proposed approach leads up to 65.5% optimized performance compared to existing approaches, while achieving near-optimal results in some cases and saving 20.2% energy consumption on average. Moreover, we propose a new page replacement policy, namely clustered-LRU, achieving up to 8.1% optimized performance, compared to the default LRU policy.

References

Adjacent LSTM-Based Page Scheduling for Hybrid DRAM/NVM Memory Systems


