Register-Bounded Synthesis

Ayrat Khalimov

School of Computer Science and Engineering, The Hebrew University, Jerusalem, Israel ayrat.khalimov@gmail.com

Orna Kupferman

School of Computer Science and Engineering, The Hebrew University, Jerusalem, Israel orna@cs.huji.ac.il

— Abstract -

Traditional *synthesis* algorithms return, given a specification over finite sets of input and output Boolean variables, a finite-state transducer all whose computations satisfy the specification. Many real-life systems have an infinite state space. In particular, behaviors of systems with a finite control yet variables that range over infinite domains, are specified by automata with infinite alphabets. A *register automaton* has a finite set of registers, and its transitions are based on a comparison of the letters in the input with these stored in its registers. Unfortunately, reasoning about register automata is complex. In particular, the synthesis problem for specifications given by register automata, where the goal is to generate correct register transducers, is undecidable.

We study the synthesis problem for systems with a bounded number of registers. Formally, the register-bounded realizability problem is to decide, given a specification register automaton A over infinite input and output alphabets and numbers k_s and k_e of registers, whether there is a system transducer T with at most k_s registers such that for all environment transducers T' with at most k_e registers, the computation T||T', generated by the interaction of T with T', satisfies the specification A. The register-bounded synthesis problem is to construct such a transducer T, if exists. The bounded setting captures better real-life scenarios where bounds on the systems and/or its environment are known. In addition, the bounds are the key to new synthesis algorithms, and, as recently shown in [24], they lead to decidability. Our contributions include a stronger specification formalism (universal register parity automata), simpler algorithms, which enable a clean complexity analysis, a study of settings in which both the system and the environment are bounded, and a study of the theoretical aspects of the setting; in particular, the differences among a fixed, finite, and infinite number of registers, and the determinacy of the corresponding games.

2012 ACM Subject Classification Theory of computation → Formal languages and automata theory

Keywords and phrases Synthesis, Register Automata, Register Transducers

Digital Object Identifier 10.4230/LIPIcs.CONCUR.2019.25

Related Version A full version of the paper is available at https://www.cs.huji.ac.il/~ornak/publications/concur19.pdf.

1 Introduction

Synthesis is the automated construction of a system from its specification. The specification distinguishes between outputs, generated by the system, and inputs, generated by its environment. The system should realize the specification, namely satisfy it against all possible environments. Thus, for every sequence of inputs, the system should generate a sequence of outputs so that the induced computation satisfies the specification [10, 30]. The systems are modelled by transducers: automata whose transitions are labeled by letters from the input alphabet, which trigger the transition, and letters from the output alphabet, which are generated when the transition is taken. Since its introduction, synthesis has been one of the most studied problems in formal methods, with extensive research on wider settings, heuristics, and applications [25, 1].

25:2 Register-Bounded Synthesis

Until recently, all studies of the synthesis problem considered *finite state* transducers that realize specifications given by temporal-logic formulas over a finite set of Boolean propositions or by finite-state automata. Many real-life systems, however, have an infinite state space. One class of infinite-state systems, motivating this work, consists of systems in which the control is finite and the source of infinity is the domain of the variables in the systems. This includes, for example, data-independent programs [37, 20, 27], software with integer parameters [5], communication protocols with message parameters [11], datalog systems with infinite data domain [4, 36], and more [8, 6]. Lifting automata-based methods to the setting of such systems requires the introduction of automata with *infinite alphabets*. The latter include *registers* [33], *pebbles* [28, 34], or *variables* [18, 19], or handle the infinite alphabets by attributing it by labels from an auxiliary finite alphabet [3, 2].

A register automaton [33] has a finite set of registers, each of which may contain a letter from the infinite alphabet. The transitions of a register automaton do not refer explicitly to each of the (infinitely many) input letters. Rather, they compare the letter in the input with the content of the registers, and may also store the input letter in a register. Several variants of this model have been studied. For example, [21] forces the content of the registers to be different, [28] adds alternation and two-wayness, [22] allows the registers to change their content nondeterministically during the run, and [35] adds the ability to check for uniqueness of the input letter. Likewise, register transducers are adjusted to model systems whose interaction involves input and output variables over an infinite domain: their transitions are labeled by guards that compare the value in the input with the content of the registers. In addition, while taking a transition, the transducer stores this value in some of its registers and outputs a value stored in one of its registers. For example, a transition of a register transducer can be "in state q_5 , if the value in the input is not equal to the value stored in register #1, then store the value in the input into register #2, output the value stored in register #1, and transit to state q_3 ". A register automaton can thus specify properties like "every value read in the input in two successive cycles is output in the next cycle". For more elaborated examples, see Examples 1 and 2.

The transition to infinite alphabets makes reasoning much more complex. In particular, the universality and containment problems for register automata are undecidable [28], and so is the synthesis problem for specifications given by register automata [14]. While the specifications used for the undecidability result in [14] are register automata with a fixed number of registers, the realizing transducers are equipped with an unbounded queue of registers: they can push the inputs into the queue, and later compare the inputs with the values in the queue. This, for example, is helpful for realizing specifications like "every value that appears in the input has to eventually appear on the output twice". While the latter can be specified by a register automaton with a single register, a realizing transducer for it may behave as follows: it queues every incoming value into its queue, outputs the value stored in the head of the queue twice, and dequeues it – which requires an unbounded queue of registers. Moreover, as shown in [15], the synthesis problem stays undecidable even when the number of registers in the realizing transducer is finite, yet not known in advance. In [24], it is shown that bounding the number of registers of the realizing transducer makes the synthesis problem decidable. Essentially, such a bound enables an abstraction of the infinite number of register valuations to a finite number of equivalence relations. In more details, since the transitions of the specification register automaton only compare the value in the input with the content of its registers, we can abstract the exact values stored in the registers and only maintain their partition into equivalence classes: two registers are in the same class if they agree on the values stored in them. In particular, such a partition fixes the transition that the automaton should take, and can be updated whenever the input value is stored in some register.

In this paper we offer a comprehensive study of the synthesis problem for systems with a bounded number of registers. As has been the case with bounded synthesis in the finite-state setting [31, 13, 16, 26], the motivation for the study is both conceptual and computational: First, the bounded setting captures better real-life scenarios where bounds on the systems and/or its environment are known. Second, the bounds are the key to new synthesis algorithms, and in the case of systems with an infinite variable domain, they lead to decidability. Note that the only parameter we bound is the number of registers. In particular, the size of the alphabet stays infinite, and the size of the system and its environment stays unbounded¹.

Let us start with the conceptual motivation. It is by now realized that requiring a realizing system to satisfy the specification against all possible environments is often too demanding. Dually, allowing all possible systems is perhaps not demanding enough. This issue is traditionally approached by adding assumptions on the system and/or the environment, which are modeled as part of the specification (see e.g. [9]). In bounded synthesis in the finite-state setting, the assumptions on the system and its environment are given by means of bounds on the sizes of their state space [31, 26]. In the setting of register transducers, bounding the size of the state spaces of the system and its environment is not of much interest, as a register may be used to store the value of the state. Thus, the interesting parameter to bound is the number of allowed registers. Indeed, this setting corresponds to systems with a finite control and a finite number of memory elements, each maintaining a value from an infinite domain. Formally, the register-bounded realizability problem is to decide, given a specification register automaton A over infinite input and output alphabets and numbers k_s and k_e of registers, whether there is a system transducer T with at most k_s registers such that for all environment transducers T' with at most k_e registers, the computation T||T', generated by the interaction of T with T', satisfies the specification A. The register-bounded synthesis problem is to construct such a transducer T, if exists.

We continue to the computational motivation and describe our contribution. Our specifications are given by universal register parity automata on infinite words (reg-UPW, for short). Thus, each configuration of the automaton may have several successor configurations, and an infinite word is accepted if all the possible runs on it are accepting. Reg-UPWs are more expressive than deterministic register parity automata or universal register Büchi automata, and are more succinct than universal register co-Büchi automata. Reg-UPWs are incomparable with nondeterministic register parity automata (reg-NPW). There are good reasons to work with the universal (rather than nondeterministic) model. First, basic questions are undecidable for reg-NPW. In particular, [12] shows undecidability of the universality problem for nondeterministic register weak automata with a single register, which can be shown to imply undecidability of reg-NPW register-bounded synthesis. Second, as we demonstrate in Section 2, the class of properties that are expressible by reg-UPWs is more interesting in practice. In particular, reg-UPWs are easily closed under conjunction, which is crucial for synthesis.

We describe a simple algorithm for the register-bounded synthesis problem for reg-UPW specifications ([24] only handles co-Büchi automata), which enables a clean complexity analysis ([24] only shows decidability). We study the settings in which both the system and

We note, however, that bounding the number of states in the realizing transducer has proven to be helpful also in the context of systems over infinite alphabets. For example, [17] describes a CEGAR-based synthesis algorithm that approaches the general undecidable synthesis problem by iteratively refining under-approximating systems of bounded sizes.

25:4 Register-Bounded Synthesis

the environment are bounded ([24] only bounds the system), and we study the theoretical aspects of the setting; in particular, the differences between a fixed, a finite yet unbounded, and an infinite number of registers, and the *determinacy* of the corresponding games.

Our synthesis algorithm reduces the register-bounded synthesis problem to the traditional synthesis problem. Specifically, given a specification reg-UPW A with k_A registers, and numbers k_s and k_e , we construct a (register-less) UPW A' that abstracts the values in the registers of A and consider instead equivalences among registers in the three sets of registers involved: these of A, and these of the system and environment transducers. The synthesis problem for A is then reduced to that of A'. In Section 3 we solve the case where the environment is not bounded (thus $k_e = \infty$) and then in Section 4 continue to the general case. Our complexity analysis carefully takes into account the fact that in the determinization of A', the registers of A and the environment behave universally, whereas these of the system behave deterministically. Accordingly, the complexity of the register-bounded synthesis problem for A with n states, finite alphabet of size m, and index c, can be solved in time $(cmn(k_s+k_e+k_A))^{O(cn(k_s+k_e+k_A)^{(k_e+k_A+1)})}$. Thus, it is polynomial in m, exponential in c, n, and k_s , and doubly-exponential only in k_A and k_e . In the full version [23], we also study determinacy of register-bounded synthesis and show that for all $k_s \in \mathbb{N}$ and $k_e \in \mathbb{N} \cup \{\infty\}$, the problem is not determined: there are specifications that are neither realizable by a bounded system (with respect to bounded environments), nor their negations are realizable by a bounded environment (with respect to bounded systems). This corresponds to the picture obtained for bounded synthesis for finite-state systems, where the size of the state space is bounded (we bound only the number of registers) [26]. We also examine the difference in the strength of systems and environments with a fixed, finite, or infinite number of registers, and the existence of a cut-off point, namely a finite-model property characterizing settings where a finite and bounded number of registers suffices.

2 Preliminaries

2.1 Register Automata

Let Σ_I and Σ_O be two finite alphabets and let \mathcal{D} be an infinite domain of data values. We consider systems that get inputs in $\Sigma_I \times \mathcal{D}$ and respond with outputs in $\Sigma_O \times \mathcal{D}$. Let $\Sigma = \Sigma_I \times \Sigma_O$. Computations of systems as above are words in $\langle \sigma_0, i_0, o_0 \rangle \langle \sigma_1, i_1, o_1 \rangle \dots \in (\Sigma \times \mathcal{D} \times \mathcal{D})^{\omega}$. Register automata specify languages of such words. Let $\mathbb{B} = \{true, false\}$. A k-register word automaton is a tuple $A = \langle \Sigma, Q, q_0, R, v_0, \delta, \alpha \rangle$, where Σ is a finite alphabet, Q is the set of states, $q_0 \in Q$ is an initial state, R is a set of k registers, $v_0 \in \mathcal{D}^R$ is an initial register valuation, $\delta: Q \times (\Sigma \times \mathbb{B}^R \times \mathbb{B}^R) \to 2^{Q \times \mathbb{B}^R}$ is a transition function, and α is an acceptance condition (we later define several acceptance conditions). Intuitively, when A is in state q and reads a letter $\langle \sigma, i, o \rangle \in \Sigma \times \mathcal{D} \times \mathcal{D}$, it compares i and o with the content of its registers and branches into several new configurations according to the result of this comparison. In more detail, rather than specifying a transition for each element in $\Sigma \times \mathcal{D} \times \mathcal{D}$, the transition function δ specifies a transition for each element in $\Sigma \times \mathbb{B}^R \times \mathbb{B}^R$, where the two guards in \mathbb{B}^R compare the values stored in the registers with i and o. Then, δ directs A into a set of pairs in $Q \times \mathbb{B}^R$, each describing a successor state and a storing mask, indicating which registers are going to store i.

A configuration of A is a pair $\langle q, v \rangle \in Q \times \mathcal{D}^R$, describing the state that A visits and the content of its registers. A run of A starts in the configuration $\langle q_0, v_0 \rangle$, and continues to form an infinite sequence of successive configurations. In order to define runs formally, we first need some notations. Given a valuation $v \in \mathcal{D}^R$ and a value $d \in \mathcal{D}$, let $v \sim d$ denote the

Boolean assignment $g \in \mathbb{B}^R$ that indicates the agreement of v with d. Thus, for every $r \in R$, we have g(r) = true iff v(r) = d. The function $update : \mathcal{D}^R \times \mathcal{D} \times \mathbb{B}^R \to \mathcal{D}^R$ maps a valuation $v \in \mathcal{D}^R$, a value $d \in \mathcal{D}$, and a storing mask $a \in \mathbb{B}^R$, to the valuation obtained from v by changing the value stored in registers that are positive in a to d. Formally, for every $v \in R$, we have that update(v, d, a)(v) is d if u(v) = true and is v(v) otherwise. Note that it need not be the case that $update(v, d, a) \sim d = a$. Indeed, if v(v) = d, then update(v, d, a)(v) = d regardless of u(v).

For two configurations $\langle q', v' \rangle$ and $\langle q, v \rangle$ in $Q \times \mathcal{D}^R$, and a triple $\langle \sigma, i, o \rangle \in \Sigma \times \mathcal{D} \times \mathcal{D}$, we say that $\langle q', v' \rangle$ is a $\langle \sigma, i, o \rangle$ -successor of $\langle q, v \rangle$ if there exists $a \in \mathbb{B}^R$ such that $\langle q', a \rangle \in \delta(q, \langle \sigma, v \sim i, v \sim o \rangle)$ and v' = update(v, i, a).

Now, a run of A on a word $w = \langle \sigma_0, i_0, o_0 \rangle \langle \sigma_1, i_1, o_1 \rangle \dots \in (\Sigma \times \mathcal{D} \times \mathcal{D})^{\omega}$ is an infinite sequence $\langle q_0, v_0 \rangle \langle q_1, v_1 \rangle \dots \in (Q \times \mathcal{D}^R)^{\omega}$ of configurations such that for every $j \geq 0$, we have that $\langle q_{j+1}, v_{j+1} \rangle$ is a $\langle \sigma_j, i_j, o_j \rangle$ -successor of $\langle q_j, v_j \rangle$. Note that there may be several different runs on the same word. Note also that since δ may return an empty set of possible transitions, a configuration $\langle q_j, v_j \rangle$ need not have $\langle \sigma_j, i_j, o_j \rangle$ -successors. There, the sequence of successive configurations is finite, and is not a run.

When A is a parity automaton, $\alpha:Q\to\{0,...,c-1\}$, for an index $c\in\mathbb{N}$, a run ρ is accepting if the maximal rank that is visited by ρ infinitely often is even. Formally, $\rho=\langle q_0,v_0\rangle\langle q_1,v_1\rangle...$ is accepting if $\max\{j\in\{0,...,c-1\}:\alpha(q_l)=j\text{ for infinitely many }l\geq 0\}$ is even. The co-Büchi acceptance condition is a special case of parity, with c=2. Thus, ρ is accepting if vertices $\langle q,v\rangle$ with $\alpha(q)=1$ are visited only finitely often. When A is universal, it accepts the word w if all the runs of A on w are accepting. Note that since we require runs to be infinite, the universal quantification on the runs means that a configuration with no successors is like an accepting configuration: once we reach it, there are no restrictions on the suffix of the word. The language of A, denoted L(A), is the set of all words that A accepts. We sometimes use $w\models A$ to indicate that $w\in L(A)$. We use reg-UPW and reg-UCW to abbreviate a universal register parity and co-Büchi automata, respectively. A (register-less) UPW can be viewed as a special case of a reg-UPW with no registers. In particular, it has no initial valuation and its transition function is of the form $\delta:Q\times\Sigma\to 2^Q$.

▶ Example 1. The reg-UCW A appearing in Figure 1 specifies an arbiter with a single output signal ack (that is, Σ_I is a singleton, and we ignore it, and $\Sigma_O = 2^{\{ack\}}$) that gets in each moment in time an input data value i, and outputs either ack or $\neg ack$ along with an output data value o. It accepts a word if every input data value different from the previous one is eventually outputted with ack. The acceptance condition o requires runs to visit o1 only finitely often. The reg-UCW o2 has a single register, thus o3 o4 and we describe vectors in o4 × o8 by triples in o4 × o6, 1} × o6, 1}, possibly replacing some of the parameters by o4, indicating that both values of this parameter apply. We continue to describe




Figure 1 The reg-UCW A. The edge labels are symbolic, where the expressions $i \neq r_1$ and $i = r_1$ mean that the i-guard is 0 and 1 respectively, and the expression $o \neq r_1$ means that the o-guard is 0. The label $store_1$ means the storing mask is 1, while its absence means it is 0. The state q_1 is doubly-circled, indicating that a run is accepting iff it visits q_1 only finitely often.

the transition function. First, $\delta(q_0, \langle _, 1, _ \rangle) = \{\langle q_0, 0 \rangle\}$. That is, if the input data value agrees with the one stored in r_1 , we only loop in q_0 . Then, $\delta(q_0, \langle _, 0, _ \rangle) = \{\langle q_0, 1 \rangle, \langle q_1, 1 \rangle\}$. That is, if the input data value differs from the one stored in r_1 , then A both loops in q_0 and sends a copy to q_1 , and stores the value of the input data value in r_1 . In state q_1 , we have $\delta(q_1, \langle ack, _, 1 \rangle) = \emptyset$, thus the copy sent to q_1 fulfils its mission when it reads an ack with an output data value that agrees with the one stored in r_1 . In all other cases, the copy stays in q_1 . Thus, $\delta(q_1, \langle \neg ack, _, _ \rangle) = \delta(q_1, \langle ack, _, 0 \rangle) = \langle q_1, 0 \rangle$. The parity acceptance condition $\alpha = \{q_0 \mapsto 0, q_1 \mapsto 1\}$ then guarantees that all copies sent to q_1 eventually fulfil their missions. We note that the universality of A is used in order to detect all data values that are not stored in r_1 : a copy of the automaton is launched for each of them. Such a detection is impossible in a deterministic or even a nondeterministic register automaton.

2.2 Register Transducers

Register transducers model systems with inputs in $\Sigma_I \times \mathcal{D}$ and outputs in $\Sigma_O \times \mathcal{D}$. Every such system implements a strategy $(\Sigma_I \times \mathcal{D})^+ \to \Sigma_O \times \mathcal{D}$, describing the output it generates after reading a sequence of inputs. A register transducer is a tuple $T = \langle \Sigma_I, \Sigma_O, S, s_0, R, v_0, \tau \rangle$, where Σ_I and Σ_O are input and output finite alphabets, S is a set of states, $s_0 \in S$ is an initial state, R is a set of registers, $v_0 \in \mathcal{D}^R$ is an initial register valuation, and $\tau : S \times (\Sigma_I \times \mathbb{B}^R) \to S \times \mathbb{B}^R \times \Sigma_O \times R$ is a transition function. Intuitively, when T is in state s and reads a letter $\langle i,i \rangle \in \Sigma_I \times \mathcal{D}$, it compares i with the content of its registers. Depending on i and the comparison, it transits deterministically to a successor state and may store the data value i into its registers. It also outputs a letter in Σ_O and a value stored in one of the registers. Note that a register may store either its initial value or some value seen earlier as a data input.

Formally, a configuration of T is a pair in $S \times \mathcal{D}^R$, and successive configurations are defined in a way similar to the one defined for automata, except that T is deterministic: given a configuration $\langle s, v \rangle \in S \times \mathcal{D}^R$ and an input $\langle i, i \rangle \in \Sigma_I \times \mathcal{D}$, let $\tau(s, \langle i, v \sim i \rangle) = \langle s', a, o, r \rangle$. Then, the $\langle i, i \rangle$ -successor of $\langle s, v \rangle$ is $\langle s', update(v, i, a) \rangle$.

Given an input word $w = \langle i_0, i_0 \rangle \langle i_1, i_1 \rangle \dots \in (\Sigma_I \times \mathcal{D})^{\omega}$, the run of T on w is the sequence $\langle s_0, v_0 \rangle \langle s_1, v_1 \rangle \dots \in (S \times \mathcal{D}^R)^{\omega}$, where for all $j \geq 0$, we have that $\langle s_{j+1}, v_{j+1} \rangle$ is the $\langle i_j, i_j \rangle$ -successor of $\langle s_j, v_j \rangle$. For every $j \geq 0$, let $\tau(s_j, i_j, v_j \sim i_j) = \langle s_{j+1}, a_j, o_j, r_j \rangle$. Then, the computation of T on w is the sequence $\langle \langle i_0, o_0 \rangle, i_0, o_0 \rangle \langle \langle i_1, o_1 \rangle, i_1, o_1 \rangle \dots \in ((\Sigma_I \times \Sigma_O) \times \mathcal{D} \times \mathcal{D})^{\omega}$ such that for every $j \geq 0$, we have that $o_j = update(v_j, i_j, a_j)(r_j)$. Thus, the transducer moves from s_j to s_{j+1} , stores i_j in registers that are positive in a_j , and then outputs o_j and the (updated) content of register r_j . A (register-less) transducer is a special case of a register transducer with no registers. In particular, it has no initial valuation and its transition function is of the form $\tau: S \times \Sigma_I \to S \times \Sigma_O$.

For a register transducer T and a reg-UPW A, we say that T realizes A, denoted $T \models A$, if for all input words $w \in (\Sigma_I \times \mathcal{D})^{\omega}$, the computation of T on w is in the language of A.

▶ Example 2. Figure 2 describes a register transducer that realizes the reg-UCW from Example 1. The input alphabet Σ_I is a singleton and we ignore it. The output alphabet $\Sigma_O = 2^{\{ack\}}$, and the register set $R = \{r_1, r_2\}$. The transducer loops in the initial state s_0 if the current data input equals the previous data input (which is stored in register r_1). Otherwise $(i \neq r_1)$, the transducer stores the new data value into r_1 , does not raise ack, outputs the value of register r_1 (it has to output something), and moves into state s_1 . Now, if it does not see a new data input $(i = r_1)$, then – in order to acknowledge the previous data input – it raises ack, outputs the previous data input from r_1 , and returns into s_0 .

Alternatively, if in state s_1 the transducer sees a new data input $(i \neq r_1)$, then it stores into r_2 , raises ack, outputs the previous data input from r_1 , and moves into s_2 . From there, if no new data input was seen, the transducer moves into s_3 , while outputting the value of r_2 and raising ack. And so on. Thus, in states s_0 and s_1 register r_1 contains the previous data input, while in states s_2 and s_3 it is stored in register r_2 . Finally, register r_1 is initialized with the same value as the automaton register, while r_2 can start with anything. We conclude with a remark that there is a simpler transducer that realizes the same reg-UCW: It always raises ack, stores alternatingly into r_1 and r_2 while outputting alternatingly the value of r_2 and r_1 . But such a transducer produces spurious acks, while our transducer does not.




Figure 2 A register transducer that realizes the reg-UCW A from Example 1. The edge labeling for Σ_O and the guards is symbolic, and is similar to that in Figure 1.

2.3 Synthesis with an Infinite or Unbounded Number of System Registers

The realizability problem is to decide, given a reg-UPW A over $\Sigma_I \times \Sigma_O \times \mathcal{D} \times \mathcal{D}$, whether there is a register transducer all whose computations are accepted by A. The synthesis problem is to construct such a transducer, if exists.

The realizability and synthesis problems in the context of specifications and systems with an infinite data domain was first studied in [14]. The transducers in [14] have an infinite number of registers, all initialized to the same value. The automata in [14] are universal register automata with a variant of weak acceptance condition, and additionally do not allow for register re-assignment. It is shown in [14] that the synthesis problems is undecidable, already for automata with only two registers. Since our automata and transducers are more powerful, undecidability applies to our setting. Thus, when the number of registers in the system is infinite, the realizability and synthesis problems are undecidable.

Consider now the case where the number of registers is finite but not fixed a-priori. It is shown in [12] that the nonemptiness problem for universal 2-register automata on finite words is undecidable. It is not hard to reduce their nonemptiness problem to the synthesis problem for 2-register UPWs, which implies the undecidability of the latter. Thus, we get the following.

▶ Theorem 3 ([12, 14]). The synthesis problem of transducers with an infinite or a finite but unbounded number of registers for specifications given by 2-register UPWs is undecidable. In the case of an infinite number of registers, undecidability holds even when the transducer registers are initialized with the same value.

3 Synthesis with a Fixed Number of System Registers

The system-bounded realizability problem is to decide, given a reg-UPW A over $\Sigma_I \times \Sigma_O \times \mathcal{D} \times \mathcal{D}$ and a number k_s of registers, whether there is a transducer with at most k_s registers all whose computations are accepted by A. The system-bounded synthesis problem is to construct such a transducer, if exists.

Let $A = \langle \Sigma, Q, q_0, R_A, v_0^A, \delta, \alpha \rangle$, and let $|R_A| = k_A$. Recall that $\Sigma = \Sigma_I \times \Sigma_O$. We define a UPW A' (that is, with no registers) that abstracts the values stored in R_A . Instead, A' maintains an equivalence relation over the registers of A and the registers of the realizing transducer, indicating which of them agree on the values stored in them.

Let R_s denote a set of k_s registers, namely these of the realizing transducer (we subscript its elements by s as this transducer models the system), and let $R = R_A \cup R_s$. For valuations $v_A \in \mathcal{D}^{R_A}$ and $v_s \in \mathcal{D}^{R_s}$, let $v_A \cup v_s$ be the valuation in \mathcal{D}^R obtained by taking their union. Likewise, for a valuation $v \in \mathcal{D}^R$, let v_A and v_s denote the projections of v on R_A and R_s , respectively. Let Π be the set of all equivalence relations over R. Consider an element $\pi \in \Pi$, thus $\pi \subseteq R \times R$. For two registers $r, r' \in R$, we write $\pi(r, r')$ to denote that r and r' are equivalent in π . Note that r and r' may be both in R_A , both in R_s , or one in R_A and one in R_s . Each equivalence relation $\pi \in \Pi$ induces a partition of R into equivalence classes, and we sometimes refer to the elements in Π as partitions of R. Then, for $\pi \in \Pi$, we talk about sets $S \in \pi$, where $S \subseteq R$, and $\pi(r, r')$ indicates that r and r' are in the same set in the partition. Let $f: \mathcal{D}^R \to \Pi$ map a register valuation $v \in \mathcal{D}^R$ to the partition $\pi \in \Pi$, where for every two registers $r, r' \in R$, we have that $\pi(r, r')$ iff v(r) = v(r').

Recall that we describe guards and storing masks on a set R of registers by Boolean functions in \mathbb{B}^R . Each assignment $g \in \mathbb{B}^R$ corresponds to a set of registers characterized by g. In the sequel, we sometimes refer to Boolean assignments as sets, thus assume that $g \subseteq R$, and talk about union and intersection of assignments, referring to the sets they characterize. Consider a partition π of R and a Boolean assignment $g_s \subseteq R_s$. We say that g_s is π -consistent if there is an equivalence class $S \in \pi \cup \{\emptyset\}$ such that $S \cap R_s = g_s$. We then say that $\langle \pi, g_s \rangle$ chooses S. Note that for $g_s = \emptyset$, the set S is either empty or contains no system registers, and might be not unique. For example, if $R_A = \{\#1, \#2, \#3, \#4\}$, $R_s = \{\#5, \#6\}$, and $\pi = \{ \{ \#1 \}, \{ \#2, \#3 \}, \{ \#4, \#5 \}, \{ \#6 \} \}, \text{ then } \langle \pi, \{ \#5 \} \rangle \text{ chooses only } \{ \#4, \#5 \}, \text{ the pair } \langle \pi, \{ \#6 \} \rangle \}$ chooses only $\{\#6\}$, and $\langle \pi, \varnothing \rangle$ chooses $\{\#1\}$, $\{\#2, \#3\}$, or \varnothing . For a set $S_A \subseteq R_A$, we say that $\langle \pi, g_s \rangle$ A-chooses S_A if there is a set $S \in \pi \cup \{\emptyset\}$ such that $\langle \pi, g_s \rangle$ chooses S and $S_A = S \cap R_A$. Thus, $\langle \pi, g_s \rangle$ A-chooses S_A if $\langle \pi, g_s \rangle$ chooses a set whose R_A registers are these in S_A . Continuing the previous example, $\langle \pi, \{ \#5 \} \rangle$ A-chooses $\{ \#4 \}$, the pair $\langle \pi, \{ \#6 \} \rangle$ A-chooses \emptyset , and $\langle \pi, \emptyset \rangle$ A-chooses $\{\#1\}$, $\{\#2, \#3\}$, or \emptyset . Finally, for a register $r \in R$, the pair $\langle \pi, r \rangle$ A-chooses the unique set $S_A \subseteq R_A$ if $S_A = S \cap R_A$, for the set $S \in \pi$ such that $r \in S$. In the example above, the pairs $\langle \pi, \#4 \rangle$ and $\langle \pi, \#5 \rangle$ both A-choose $\{ \#4 \}$, and the pair $\langle \pi, \#6 \rangle$ A-chooses \varnothing .

The following lemma follows immediately from the definitions.

- ▶ **Lemma 4.** Consider a partition π of $R = R_s \cup R_A$ and a valuation $v \in \mathcal{D}^R$ s.t. $f(v) = \pi$. Then:
- (a) for every $i \in \mathcal{D}$, the guard $v_s \sim i$ is π -consistent and A-chooses the guard $v_A \sim i$,
- **(b)** for every guard $g \in (\pi \cup \{\emptyset\})$, there exists $i \in \mathcal{D}$ satisfying $(v \sim i) = g$, and
- (c) for every $r \in R$, the pair $\langle \pi, r \rangle$ A-chooses $v_A \sim v(r)$.

Recall the function $update : \mathcal{D}^R \times \mathcal{D} \times \mathbb{B}^R \to \mathcal{D}^R$, where $update(v, \ell, a)$ is obtained from v by storing ℓ in the registers in a. We now define a function $update' : \Pi \times \mathbb{B}^R \times \mathbb{B}^R \to \Pi$, which adjusts the update function to the abstraction of valuations by partitions. Intuitively, for a partition $\pi \in \Pi$, a guard $g \in (\pi \cup \{\varnothing\})$, and a storing mask $a \subseteq R$, we obtain the partition $update'(\pi, g, a)$ from π by moving the registers in a either into the equivalence class of g (if g is not empty), or into a new equivalence class. Formally, $update'(\pi, g, a) = \{S \setminus a : S \in \pi \setminus g\} \setminus \{\varnothing\} \cup \{g \cup a\}$. Note that, in particular, $update'(\pi, \varnothing, a) = \{S \setminus a : S \in \pi\} \setminus \{\varnothing\} \cup \{a\}$.

▶ **Lemma 5.** For every valuation $v \in \mathcal{D}^R$, value $i \in \mathcal{D}$, and storing mask $a \subseteq R$, we have that $f(update(v,i,a)) = update'(f(v),v \sim i,a)$.

We are now ready to define the abstraction of A. In addition to k_s , the abstraction is parameterized by a partition π_0 of the system and automaton registers. Given k_s and π_0 , the (k_s, π_0) -abstraction of A is the UPW $A' = \langle \Sigma', Q', q'_0, \delta', \alpha' \rangle$ with the following components.

- $Q' = Q \times \Pi$ and $q'_0 = \langle q_0, \pi_0 \rangle$. Thus, each state in A' is a pair $\langle q, \pi \rangle$, abstracting configurations $\langle q, v_A \rangle$ of A and register valuations v_s of an anticipated transducer that satisfy $f(v_s \cup v_A) = \pi$.
- For every state $\langle q, \pi \rangle \in Q'$ and letter $\langle \sigma, g_i^s, r_s, a_i^s \rangle \in \Sigma'$, we have that $\langle q', \pi' \rangle \in \delta'(\langle q, \pi \rangle, \langle \sigma, g_i^s, r_s, a_i^s \rangle)$ iff there exist $g_i^A, g_o^A, a_i^A \in \mathbb{B}^{R_A}$ such that the following conditions hold
 - g_i^A is A-chosen by $\langle \pi, g_i^s \rangle$. Let $g_i = g_i^s \cup g_i^A$. Note that $g_i \in (\pi \cup \{\varnothing\})$.
 - Recall that the output value in register transducers refers to the updated register values, namely their values in the successor configuration. Therefore, when we compare the data output of a transducer with the register values of the automaton, we first have to update the values of the system transducer. For this, we introduce the partition π^* . Let π^* be the partition after updating the system registers in π according to the guard g_i^s and the storing mask a_i^s . Thus, $\pi^* = update'(\pi, g_i, a_i^s)$.
 - g_o^A is A-chosen by $\langle \pi^*, r_s \rangle$. Note that since the set chosen by $\langle \pi^*, r_s \rangle$ is not empty, g_o^A is unique.
 - $\langle q', a_i^A \rangle \in \delta(q, \langle \sigma, g_i^A, g_o^A \rangle).$
 - We can now complete updating the partition. The partition π' is the result of updating the registers of A in π^* according to the guard g_i^A and the storing mask a_i^A . Let $g_i^* = g_i \cup a_i^s$ be the updated guard after system storing. Then $\pi' = update'(\pi^*, g_i^*, a_i^A)$.
- The acceptance condition of A' is induced from the one of A. Thus, for every state $\langle q, \pi \rangle \in Q'$, we have that $\alpha'(\langle q, \pi \rangle) = \alpha(q)$.

Recall that the abstraction of A is parameterized by both the number of registers that the system transducer may have as well as an initial partition for the registers of both the system and the automaton. Let $v_A \in \mathcal{D}^{R_A}$ be a valuation of the automaton registers. A partition $\pi \in \Pi$ is consistent with v_A if there is a register valuation $v_s \in \mathcal{D}^{R_s}$ such that $\pi = f(v_A \cup v_s)$. Thus, all automaton registers are related according to v_A , and the system registers are unrestricted.

▶ Example 6. Let $\mathcal{D} = \mathbb{N}$, $R_A = \{\#1, \#2, \#3, \#4\}$, and $R_s = \{\#5, \#6, \#7\}$. Then the partition $\pi = \{\{\#1, \#4, \#5\}, \{\#2, \#6\}, \{\#3\}, \{\#7\}\}$ is consistent with the valuation $v_A \in \mathcal{D}^{R_A}$ for which $v_A(\#1) = v_A(\#4) = 9$, $v_A(\#2) = 2$, and $v_A(\#3) = 13$. Indeed, taking $v_s \in \mathcal{D}^{R_s}$ with $v_s(\#5) = 9$, $v_s(\#6) = 2$, and $v_s(\#7) = 14$ results in $\pi = f(v_A \cup v_s)$. Note that different valuations $v_s \in \mathcal{D}^{R_s}$ may witness the consistency of π with v_A . In our example, all these with $v_s(\#5) = 9$, $v_s(\#6) = 2$, and $v_s(\#7) \not\in \{2, 9, 13\}$. Also, several different partitions may be consistent with a given valuation $v_A \in \mathcal{D}^{R_A}$. In our example, all these in which register #1 and #4 are in the same set, different from the (different) sets of #2 and #3.

We can now state our main theorem, relating the realizability of A with realizability of its abstraction. Consider a k_s -register Σ_I/Σ_O -transducer $T=\langle \Sigma_I, \Sigma_O, S, s_0, R, v_0, \tau \rangle$. We can view T as a (register-less) Σ_I'/Σ_O' -transducer T', for $\Sigma_I'=\Sigma_I\times\mathbb{B}^R$ and $\Sigma_O'=\mathbb{B}^R\times\Sigma_O\times R$. Indeed, the transition function $\tau:S\times(\Sigma_I\times\mathbb{B}^R)\to S\times\mathbb{B}^R\times\Sigma_O\times R$ of T can be viewed as $\tau':S\times\Sigma_I'\to S\times\Sigma_O'$. When $v_0\in\mathcal{D}^{R_s}$ is fixed, we say that T and T' correspond to each other. Essentially, our main theorem follows from the fact that a reg-UPW A is realized by a k_s -transducer T iff the abstraction of A is realized by the register-less transducer that corresponds to T. Formally, we have the following.

▶ **Theorem 7.** Consider a reg-UPW A with $\Sigma = \Sigma_I \times \Sigma_O$, set of registers R_A , and an initial valuation v_0^A . Then, A is realizable by a k_s -register Σ_I/Σ_O -transducer with a set of registers R_s iff there is a partition π_0 of $R = R_s \cup R_A$, consistent with v_0^A , such that the (k_s, π_0) -abstraction of A is realizable by a $(\Sigma_I \times \mathbb{B}^{R_s})/(\Sigma_O \times R_s \times \mathbb{B}^{R_s})$ -transducer. In particular, a transducer that realizes the (k_s, π_0) -abstraction of A corresponds to a k_s -register transducer that realizes A.

Proof sketch. Let $A = \langle \Sigma, Q, q_0, R_A, v_0^A, \delta, \alpha \rangle$ and let A' be its (k_s, π_0) -abstraction, where π_0 is a partition of R consistent with v_0^A . We prove that for every valuation $v_0^s \in \mathcal{D}^{R_s}$ satisfying $f(v_0^A \cup v_0^s) = \pi_0$, k_s -register Σ_I/Σ_O -transducer T initialized with v_0^s , and registerless $(\Sigma_I \times \mathbb{B}^{R_s})/(\mathbb{B}^{R_s} \times \Sigma_O \times R_s)$ -transducer T', where T and T' correspond to each other, it holds that $T \models A$ iff $T' \models A'$. The theorem then follows.

Assume first that $T \not\models A$. We prove that $T' \not\models A'$. Since $T \not\models A$, there is an input sequence $w_T^I = \langle i_0, i_0 \rangle \langle i_1, i_1 \rangle \dots$, a run $\rho_T = \langle s_0, v_0^s \rangle \langle s_1, v_1^s \rangle \dots$ of T on w_T^I , a computation $w_T = \langle \langle i_0, o_0 \rangle, i_0, o_0 \rangle \langle \langle i_1, o_1 \rangle, i_1, o_1 \rangle \dots$ that T generates when it follows ρ_T , and a rejecting run $\rho_A = \langle q_0, v_0^A \rangle \langle q_1, v_1^A \rangle \dots$ of A on the computation w_T . Note that A may have several runs on w_T . Since it is universal, and A rejects w_T , we know that at least one of them does not satisfy α . We show that w_T^I and ρ_T induce an input sequence $w_{T'}^I$ to T' such that A' rejects the computation of T' on $w_{T'}^I$. We define $w_{T'}^I = \langle i_0, v_0^s \sim i_0 \rangle \langle i_1, v_1^s \sim i_1 \rangle \dots$ The word $w_{T'}^I$ uniquely defines the computation $w_{T'}$ and the run $\rho_{T'} = s_0 s_1 \dots$ of T'. We now define the rejecting run $\rho_{A'}$ of A' on $w_{T'}$. It starts in the configuration $\langle q_0, \pi_0 \rangle$. Suppose that in step $j \geq 0$, the run ρ_A reaches the configuration $\langle q, v_A \rangle$, the run ρ_T reaches the configuration $\langle s, v_s \rangle$, and the run $\rho_{A'}$ reaches the state $\langle q, \pi \rangle$. Assume that $\pi = f(v_A \cup v_s)$. Since $\pi_0 = f(v_0^0 \cup v_0^s)$, this holds for j = 0. Assume that in ρ_T , the transducer T transit in the step j from $\langle s, v_s \rangle$ to $\langle s', v_s' \rangle$, while reading $\langle i, i \rangle$ and outputting $\langle o, o \rangle$. Note that the respective letter of the computation $w_{T'}$ is $\sigma' = \langle \langle i, o \rangle, g_i^s, r_s, a_s \rangle$, where $g_i^s = (v_s \sim i)$ and it holds that $\langle s', a_s, o, r_s \rangle = \tau(s, i, g_i^s)$. Let $\langle q', v_A' \rangle$ be a $\langle \langle i, o \rangle, i, o \rangle$ -successor of $\langle q, v_A \rangle$ as appears in ρ_A . In the full version [23], we prove that the pair $\langle q', \pi' \rangle$ is a σ' -successor of $\langle q, \pi \rangle$ in A', where $\pi' = f(o'_A \cup o'_s)$. By repeatedly applying the above claim, we can start from $\langle q_0, \pi_0 \rangle$ and, for all $j \geq 0$, get the successor $\langle q_{j+1}, \pi_{j+1} \rangle$ of $\langle q_j, \pi_j \rangle$, obtaining the sought run $\rho_{A'}$. Also, by the definition of α' , the fact ρ_A is rejecting implies that so is $\rho_{A'}$, and so we are done.

Assume now that $T' \not\models A'$. We prove that $T \not\models A$. Since $T' \not\models A'$, there is an input sequence $w_{T'}^I$ that induces the run $\rho_{T'} = s_0 s_1 \dots$ and the computation $w_{T'}$ of T' such that $w_{T'}$ generates a rejecting run $\rho_{A'} = \langle q_0, \pi_0 \rangle \langle q_1, \pi_1 \rangle \dots$ in A'. Given $w_{T'}$ (and hence $\rho_{T'}$) and $\rho_{A'}$, we construct a computation w_T of T that induces a rejecting run ρ_A in A. The run ρ_T starts in $\langle s_0, v_0^s \rangle$, and the run ρ_A starts in $\langle q_0, v_0^A \rangle$. Suppose that in some step $j \geq 0$, the run $\rho_{T'}$ reaches a state s, the run $\rho_{A'}$ reaches a state $\langle q, \pi \rangle$, the run ρ_T reaches a configuration $\langle s, v_s \rangle$, and the run ρ_A reaches a configuration $\langle q, v_A \rangle$. Assume that $\pi = f(v_s \cup v_A)$. This holds for j = 0. Assume that T' transits into s' when reading $\langle i, g_i^s \rangle$ and outputting $\langle a_s, o, r_s \rangle$, and that A' transits into $\langle q', \pi' \rangle$ when reading $\langle i, g_i^s \rangle$. Then, as we prove in the full

version [23], there exist $i \in \mathcal{D}$ such that the transducer T transits into $\langle s', v'_s \rangle$ on reading $\langle i, i \rangle$, the automaton A transits into $\langle q', v'_A \rangle$ on reading $\langle \langle i, o \rangle, i, o \rangle$, where $o = v'_s(r_s)$, and $f(v'_s \cup v'_A) = \pi'$. Applying the above claim in the initial step, when j = 0, we construct the configuration $\langle s_1, v_1^s \rangle$ of ρ_T , the configuration $\langle q_1, v_1^A \rangle$ of ρ_A , and the first letter $\langle \langle i, o \rangle, i, o \rangle$ of w_T . Note that the claim preconditions hold, in particular, $f(v_1^s \cup v_1^A) = \pi_1$, so we can apply it again. By an iterative application, we construct the sought computation w_T and the rejecting run ρ_A on w_T .

We can now analyze the complexity of our synthesis algorithm. Recall that the input to the problem is a reg-UPW A and an integer $k_s \geq 0$, and the output is a k_s -register transducer that realizes A, or an answer that no such transducer exists. Theorem 7 reduces the problem for A with n states, index c, and k_A registers, to the synthesis problem of a (register-less) UPW A' with $n(k_A + k_s)^{k_A + k_s}$ states and index c. Indeed, the state space of A' is the product of that of A with the set of possible partitions of the registers of A and these of the generated transducer, and the number of such partitions is bounded by $(k_A + k_s)^{k_A + k_s}$. Note that A' is parameterized by both k_s and π_0 . While k_s is fixed, π_0 depends on the initial partition of R_s . Thus, we may need to repeat the reduction $|\Pi_s| \leq k_s^{k_s}$ times, where Π_s is the set of system partitions. By [29, 32] a UPW with N states and index c can be determinized to a DPW with $(Nc)^{O(Nc)}$ states and index O(Nc). Then, the synthesis problem for DPW reduces linearly, up to a multiplicative factor in the sizes of the alphabets, to solving parity games, which can be done in time at most $O((n')^5)$, for a game with n'vertices and index $c' < \log n'$ [7]. The alphabet of A' is $\Sigma' = \Sigma \times \mathbb{B}^{R_s} \times R_s \times \mathbb{B}^{R_s}$. Let $m=|\Sigma|$. Then, $|\Sigma'|=m\cdot 2^{O(k_s)}$. Thus, the new factor in the complexity is $|\Sigma|$, which is typically much smaller than N. It follows that the synthesis problem for A' can be solved in time $(Nmc)^{O(Nc)} = \left(cmn(k_A + k_s)^{k_A + k_s}\right)^{O\left(cn(k_A + k_s)^{k_A + k_s}\right)}$. Thus, a naive analysis gives a complexity that is doubly-exponential in k_A and k_s and is exponential in n and c. As we argue below, the analysis can be tightened to a one that is doubly-exponential only in k_A and is exponential in n, c, and k_s . Essentially, this follows from the fact that while the partition-component in the state space of A' behaves universally with respect to the registers in R_A , it is deterministic with respect to these in R_s . Consequently, when counting the number of states in the DPW obtained by determinizing A', we can replace the number of all possible partitions of R by the number of partitions of R for a fixed partition of R_s . For more details, see [23].

▶ **Theorem 8.** Register-bounded synthesis with k_s system registers for reg-UPWs with n states, finite alphabet of size m, index c, and k_A registers, is solvable in time $(cmn(k_s + k_A))^{O(cnk_A(k_s + k_A)^{k_A})}$. Thus, it is polynomial in m, exponential in n, c, and k_s , and doubly-exponential in k_A .

We note that when the specification automaton A is a reg-UCW, its abstraction A' is a UCW. Since reg-UCWs can be expressed as reg-UPWs with c = 2, the obtained time complexity for the case where specifications are reg-UCWs is $(mn(k_s + k_A))^{O(nk_A(k_s + k_A)^{k_A})}$.

4 Synthesis with a Fixed Number of System and Environment Registers

In this section, we consider the system-bounded synthesis problem with respect to restricted environments. Such environments are expressible by a register transducer with a bounded number of registers. Clearly, restricting the environments makes more specifications realizable. As we shall see, however, the complexity of the synthesis problem increases. An important

conceptual difference between the setting studied in Section 3 and the one here is that once we fix the number of registers of both the system and the environment, we also fix the number of data values that may participate in the interaction. Indeed, the only data outputs that the system and environment transducers may generate during the interaction are these stored in their registers in their initial valuations.

In order to define the bounded setting, we first have to define the interaction between system and environment transducers. Consider a system transducer $T_{sys} = \langle \Sigma_I, \Sigma_O, S_s, s_0^s, R_s, v_0^s, \tau_s \rangle$ and an environment transducer $T_{env} = \langle \Sigma_O, \Sigma_I, S_e, s_0^e, R_e, v_0^e, \tau_e \rangle$. Note that the outputs of the environments are the inputs of the system, and vice versa. We denote the computation that is the interaction between the two transducers by $T_{env} || T_{sys}$, indicating that the environment initiates the interaction and is the first transducer to move. Recall that $\tau_e : S_e \times (\Sigma_O \times \mathbb{B}^{R_e}) \to S_e \times \mathbb{B}^{R_e} \times \Sigma_I \times R_e$. The Σ_O and \mathbb{B}^{R_e} components of the transition depends on the output of the system, which are generated when the system moves between states. Likewise, $\tau_s : S_s \times (\Sigma_I \times \mathbb{B}^{R_s}) \to S_s \times \mathbb{B}^{R_s} \times \Sigma_O \times R_s$, with the Σ_I and \mathbb{B}^{R_s} components depending on the output of the environment. Recall that we assume that the environment moves first. Accordingly, for the first step of the interaction we assume that the Σ_O and \mathbb{B}^{R_e} components are induced by the pair $\langle \varnothing, v_0(r_0) \rangle$, for some designated register $r_0 \in R_e$.

Formally, $T_{env}||T_{sys} = \langle \langle i_0, o_0 \rangle, i_0, o_0 \rangle \langle \langle i_1, o_1 \rangle, i_1, o_1 \rangle... \in ((\Sigma_I \times \Sigma_O) \times \mathcal{D} \times \mathcal{D})^{\omega}$ is such that there are runs $\rho_e = \langle s_0^e, v_0^e \rangle \langle s_1^e, v_1^e \rangle \langle s_2^e, v_2^e \rangle... \in (S_e \times \mathcal{D}^{R_e})^{\omega}$ of T_{env} and $\rho_s = \langle s_0^s, v_0^s \rangle \langle s_1^s, v_1^s \rangle \langle s_2^s, v_2^s \rangle... \in (S_s \times \mathcal{D}^{R_s})^{\omega}$ of T_{sys} such that the following hold. Let $\langle o_{-1}, o_{-1} \rangle = \langle \mathcal{O}, v_0^e(r_0^e) \rangle$. Then, for every $j \geq 0$, the following hold:

- $\tau^e(s_j^e, o_{j-1}, v_j^e \sim o_{j-1}) = \langle s_{j+1}^e, a_j^e, i_j, r_j^e \rangle$, $i_j = v_j^e(r_j^e)$, and $v_{j+1}^e = update(v_j^e, o_{j-1}, a_j^e)$. That is, in each round in the interaction, including the first round, the environment moves first, the configuration $\langle s_{j+1}^e, v_{j+1}^e \rangle$ is the $\langle o_{j-1}, o_{j-1} \rangle$ -successor of $\langle s_j^e, v_j^e \rangle$, and the transition taken in this move fixes i_j and i_j .
- $\tau^s(s_j^s, i_j, v_j^s \sim i_j) = \langle s_{j+1}^s, a_j^s, o_j, r_j^s \rangle$, $o_j = v_j^s(r_j^s)$, and $v_{j+1}^s = update(v_j^s, i_j, a_j^s)$. That is, the system respond by moving to the configuration $\langle s_{j+1}^s, v_{j+1}^s \rangle$, which is the $\langle i_j, i_j \rangle$ -successor of $\langle s_j^s, v_j^s \rangle$, and the transition taken in this move fixes o_j and o_j .

The environment-system-bounded realizability problem is to decide, given a reg-UPW A over $\Sigma_I \times \Sigma_O \times \mathcal{D} \times \mathcal{D}$, and numbers k_s and k_e of system and environment registers, respectively, whether there is a system transducer T_{sys} with at most k_s registers such that for all environment transducers T_{env} with at most k_e registers, we have that $T_{env}||T_{sys} \models A$. The environment-system-bounded synthesis problem is to construct such a system transducer, if exists.

Let $A = \langle \Sigma, Q, q_0, R_A, v_0^A, \delta, \alpha \rangle$. As in the construction in Section 3, we define a (registerless) UPW A' that abstracts the registers of A and maintains instead the equivalence relation between the registers. Here, however, the equivalence relation refers to the registers of A, of the system, and of the environment. Let R_s and R_e denote the sets of system and environment registers, respectively. Let $R = R_s \cup R_e \cup R_A$, Π be the set of equivalence relations over R, and $f: \mathcal{D}^R \to \Pi$ map a register valuation to the partition it induces. We modify the function update' from Section 3 to refer to registers directly, namely $update': \Pi \times R \times \mathbb{B}^R \to \Pi$ maps $\langle \pi, r, a \rangle$ to the partition resulting from moving the registers in a into the equivalence class of r. Formally, $update'(\pi, r, a) = \{S \setminus a: S \in \pi \setminus C\} \setminus \{\varnothing\} \cup \{C \cup a\}$, where $C \in \pi$ and $r \in C$. The update function has properties similar to these stated in Lemma 5.

▶ **Lemma 9.** For every valuation $v \in \mathcal{D}^R$, register $r \in R$, and storing mask $a \subseteq R$, we have that f(update(v, v(r), a)) = update'(f(v), r, a).

Given a reg-UPW A, bounds $k_s, k_e \in \mathbb{N}$, and an initial partition $\pi_0 \in \mathcal{D}^R$, the (k_s, k_e, π_0) abstraction of A is the UPW $A' = \langle \Sigma', Q', q'_0, \delta', \alpha' \rangle$, defined as follows.

- $\Sigma' = \Sigma \times R_s \times \mathbb{B}^{R_s} \times \mathbb{B}^{R_s}.$
- $Q' = (Q \times \Pi \times R_s) \cup \{q'_0\}$. A state $\langle q, \pi, r_s \rangle \in Q \times \Pi \times R_s$ contains, in addition to the original state q and partition π , the register r_s whose value was output by the system transducer in the previous move.
- The initial state $q'_0 = \langle q_0, \pi_0, r_0^e \rangle$. It contains the environment register r_0^e , because in the first move the environment transducer reads its own data value $v_0^e(r_0^e)$.
- Defining δ' , we use two auxiliary partitions: First, π^* corresponds to the register valuation after the environment transducer moves and updates its registers. Then, π^{**} corresponds to the register valuations after the system transducer moves and updates its registers. Finally, the destination partition π' corresponds to the register valuation after A moves. For every state $\langle q, \pi, r \rangle \in (Q \times \Pi \times R_s) \cup \{\langle q_0, \pi_0, r_0^e \rangle\}$ and letter $\langle \sigma, r_s, g_i^s, a_i^s \rangle \in \Sigma'$, we have that $\langle q', \pi', r_s \rangle \in \delta'(\langle q, \pi, r \rangle, \langle \sigma, r_s, g_i^s, a_i^s \rangle)$ iff there exist $r_e \in R_e$, $a_e^e \in \mathbb{B}^{R_e}$, and $a_i^A \in \mathbb{B}^{R_A}$ satisfying the following.
 - Let $\pi^* = update'(\pi, r, a_o^e)$. That is, the environment transducer updates its registers using the previous system value. (In the initial state, the environment transducer uses the value stored in its register r_0^e .)
 - Let $C \in \pi^*$ be the set that contains r_e . We require that $(C \cap R_s) = g_i^s$.
 - Let $\pi^{\star\star} = update'(\pi^{\star}, r_e, a_i^s)$. That is, the system transducer updates its registers using the value stored currently in the register that the environment outputs.
 - The automaton A transits and updates its registers using the values in the registers of the environment and system transducers. Hence, the input guard g_i^A is A-chosen by $\langle \pi^{\star\star}, r_e \rangle$, while the output guard g_o^A is A-chosen by $\langle \pi^{\star\star}, r_s \rangle$. Thus, we require that $\langle q', a_i^A \rangle \in \delta(q, \langle \sigma, g_i^A, g_o^A \rangle)$ and $\pi' = update'(\pi^{\star\star}, r_e, a_i^A)$.
- The acceptance condition of A' is induced from the one of A. Thus, for every state $\langle q, \pi, r \rangle \in Q'$, we have that $\alpha'(\langle q, \pi, r \rangle) = \alpha(q)$.

Recall that the abstraction of A is parameterized by both the number of registers that the system transducer may have as well as an initial partition for the registers of the system, the environment, and the automaton. Let $v_A \in \mathcal{D}^{R_A}$ be a valuation of the automaton registers, and π_s a partition of R_s . A partition $\pi \in \Pi$ is consistent with v_A and π_s if there are register valuations $v_s \in \mathcal{D}^{R_s}$ and $v_e \in \mathcal{D}^{R_e}$ s.t. $\pi_s = f(v_s)$ and $\pi = f(v_A \cup v_s \cup v_e)$. Thus, automata registers are related according to v_0^A , system registers are related according to π_s , and environment registers are not related in any special way.

▶ Theorem 10. Consider a reg-UPW A with $\Sigma = \Sigma_I \times \Sigma_O$, set of registers R_A , and an initial valuation v_0^A . Then, A is realizable by a k_s -register Σ_I/Σ_O -transducer with a set of registers R_s with respect to environments that are k_e -register Σ_O/Σ_I -transducers iff there is a partition π_s of R_s and a $(\Sigma_I \times \mathbb{B}^{R_s})/(\Sigma_O \times R_s \times \mathbb{B}^{R_s})$ -transducer T' such that for every partition π_0 of R that is consistent with v_0^A and π_s , the transducer T' realizes the (k_s, k_e, π_0) -abstraction of A.

Proof sketch. The theorem follows from the following claim, which we prove in [23]. Fix a system k_s -register transducer T_{sys} with an initial valuation v_0^s , and fix an environment initial valuation v_0^s . Let A' be the (k_s, k_e, π_0) -abstraction of A with $\pi_0 = f(v_0^s \cup v_0^e \cup v_0^A)$. Let T'_{sys} be the register-less transducer corresponding to T_{sys} . Then, we have that $T'_{sys} \models A'$ iff for every environment transducer T_{env} with the initial valuation v_0^s , it holds that $T_{env} || T_{sys} \models A$.

25:14 Register-Bounded Synthesis

We now analyze the complexity of the environment-system-bounded synthesis problem. Using Theorem 10, we can reduce the synthesis problem for k_s system and k_e environment registers, reg-UPW A with n states, index c, and k_A registers, to the synthesis problem of a (register-less) UPW A' with $O(nk^k)$ states and index c, where $k = k_s + k_e + k_A$. Recall that the reduction does not create a single instance of the register-less synthesis problem, and instead requires to find a system partition π_s such that the (k_s, k_e, π_0) -abstractions of A, for every π_0 consistent with v_0^A and π_s , are realized by a single transducer. There can be no more than $k_s^{k_s}$ system partitions, and we are going to enumerate them one by one. Now, once a system partition π_s is fixed, we can create a single UPW that represents the intersection of the abstraction UPWs for each π_0 consistent with π_s and v_0^A . To this end, we create one initial state per π_0 , while the rest of the definition stays the same. The number of initial states is bounded by $(k_s + k_e + k_A)^{k_e}$. Let us call this automaton A'. By the same naive analysis as in the system-bounded case, the synthesis problem for A' can be solved in time $(Nmc)^{O(Nc)} = (cmnk^k)^{O(cnk^k)}$, where $m = |\Sigma|$ is the size of the finite alphabet of A. In order to account for enumeration of system partitions, we multiply it by $k_s^{k_s}$, but this does not affect the asymptotic complexity. Thus, the environment-system-bounded synthesis problem is doubly-exponential in k_A , k_s , and k_e , and is exponential in n and c.

As in the case of system-bounded synthesis, we can use the fact that the system-partition component in the state space of A' is deterministic with respect to the registers in R_s , and behaves universally only with respect to the registers in R_A and R_e . The universal behavior with respect to R_e follows from the fact that a system transducer plays against all possible environment transducers. Accordingly, we can tighten the complexity as follows.

▶ Theorem 11. Environment-system-bounded synthesis with k_s system and k_e environment registers for reg-UPWs with n states, finite alphabet of size m, index c, and k_A registers is solvable in time $(cmn(k_s + k_e + k_A))^{O(cn(k_s + k_e + k_A)^{(k_e + k_A + 1)})}$. Thus, it is polynomial in m, exponential in c, n, and k_s , and doubly-exponential in k_A and k_e .

References

- 1 R. Bloem, K. Chatterjee, and B. Jobstmann. Graph Games and Reactive Synthesis. In *Handbook of Model Checking.*, pages 921–962. Springer, 2018.
- 2 M. Bojańczyk, A. Muscholl, T. Schwentick, and L. Segoufin. Two-variable logic on data trees and XML reasoning. *Journal of the ACM*, 56(3):1–48, 2009.
- 3 M. Bojanczyk, A. Muscholl, T. Schwentick, L. Segoufin, and C. David. Two-Variable Logic on Words with Data. In *Proc. 21st IEEE Symp. on Logic in Computer Science*, pages 7–16, 2006.
- 4 A. Bouajjani, P. Habermehl, Y. Jurski, and M. Sighireanu. Rewriting systems with data. In FCT, pages 1–22, 2007.
- 5 A. Bouajjani, P. Habermehl, and R R. Mayr. Automatic verification of recursive procedures with one integer parameter. *Theoretical Computer Science*, 295:85–106, 2003.
- 6 M. Brambilla, S. Ceri, S. Comai, P. Fraternali, and I. Manolescu. Specification and Design of Workflow-Driven Hypertexts. J. Web Eng., 1(2):163–182, 2003.
- 7 C.S. Calude, S. Jain, B. Khoussainov, W. Li, and F. Stephan. Deciding parity games in quasipolynomial time. In *Proc.* 49th ACM Symp. on Theory of Computing, pages 252–263, 2017.
- 8 S. Ceri, P. Fraternali, A. Bongio, M. Brambilla, S. Comai, and M. Matera. *Designing Data-Intensive Web Applications*. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002.
- **9** K. Chatterjee, T. Henzinger, and B. Jobstmann. Environment Assumptions for Synthesis. In *Proc. 19th Int. Conf. on Concurrency Theory*, volume 5201 of *Lecture Notes in Computer Science*, pages 147–161. Springer, 2008.

- A. Church. Logic, arithmetics, and automata. In Proc. Int. Congress of Mathematicians, 1962, pages 23–35. Institut Mittag-Leffler, 1963.
- G. Delzanno, A. Sangnier, and R. Traverso. Parameterized Verification of Broadcast Networks of Register Automata. In P. A. Abdulla and I. Potapov, editors, *Reachability Problems*, pages 109–121, Berlin, Heidelberg, 2013. Springer.
- 12 S. Demri and R. Lazic. LTL with the freeze quantifier and register automata. ACM Trans. Comput. Log., 10(3):16:1–16:30, 2009.
- 13 R. Ehlers. Symbolic bounded synthesis. In *Proc. 22nd Int. Conf. on Computer Aided Verification*, volume 6174 of *Lecture Notes in Computer Science*, pages 365–379. Springer, 2010.
- 14 R. Ehlers, S. Seshia, and H. Kress-Gazit. Synthesis with Identifiers. In *Proc. 15th Int. Conf. on Verification, Model Checking, and Abstract Interpretation*, volume 8318 of *Lecture Notes in Computer Science*, pages 415–433. Springer, 2014.
- 15 L. Exibard, E. Filiot, and P-A. Reynier. Synthesis of Data Word Transducers. In Proc. 30th Int. Conf. on Concurrency Theory, 2019.
- E. Filiot, N. Jin, and J.-F. Raskin. An Antichain Algorithm for LTL Realizability. In Proc. 21st Int. Conf. on Computer Aided Verification, volume 5643, pages 263–277, 2009.
- 17 B. Finkbeiner, F. Klein, R. Piskac, and M. Santolucito. Temporal Stream Logic: Synthesis beyond the Bools. In *Proc. 31st Int. Conf. on Computer Aided Verification*, 2019.
- O. Grumberg, O. Kupferman, and S. Sheinvald. Variable Automata over Infinite Alphabets. In Proc. 4th Int. Conf. on Language and Automata Theory and Applications, volume 6031 of Lecture Notes in Computer Science, pages 561–572. Springer, 2010.
- O. Grumberg, O. Kupferman, and S. Sheinvald. An Automata-Theoretic Approach to Reasoning about Parameterized Systems and Specifications. In 11th Int. Symp. on Automated Technology for Verification and Analysis, pages 397–411, 2013.
- 20 R. Hojati, D.L. Dill, and R.K. Brayton. Verifying linear temporal properties of data insensitive controllers using finite instantiations. In *Hardware Description Languages and their Applications*, pages 60–73. Springer, 1997.
- 21 M. Kaminski and N. Francez. Finite-memory automata. *Theoretical Computer Science*, 134(2):329–363, 1994.
- 22 M. Kaminski and D. Zeitlin. Extending finite-memory automata with non-deterministic reassignment. In AFL, pages 195–207, 2008.
- 23 A. Khalimov and O. Kupferman. Register-bounded Synthesis, 2019. Full version, available on the author's personal pages.
- 24 A. Khalimov, B. Maderbacher, and R. Bloem. Bounded Synthesis of Register Transducers. In 16th Int. Symp. on Automated Technology for Verification and Analysis, volume 11138 of Lecture Notes in Computer Science, pages 494–510. Springer, 2018.
- O. Kupferman. Recent Challenges and Ideas in Temporal Synthesis. In Proc. 38th International Conference on Current Trends in Theory and Practice of Computer Science, volume 7147 of Lecture Notes in Computer Science, pages 88–98. Springer, 2012.
- O. Kupferman, Y. Lustig, M.Y. Vardi, and M. Yannakakis. Temporal Synthesis for Bounded Systems and Environments. In Proc. 28th Symp. on Theoretical Aspects of Computer Science, pages 615–626, 2011.
- 27 R. Lazić and D. Nowak. A Unifying Approach to Data-Independence. In *Proc. 11th Int. Conf. on Concurrency Theory*, pages 581–596. Springer Berlin Heidelberg, 2000.
- 28 F. Neven, T. Schwentick, and V. Vianu. Towards Regular Languages over Infinite Alphabets. In 26th Int. Symp. on Mathematical Foundations of Computer Science, pages 560–572. Springer-Verlag, 2001.
- N. Piterman. From Nondeterministic Büchi and Streett Automata to Deterministic Parity Automata. In Proc. 21st IEEE Symp. on Logic in Computer Science, pages 255–264. IEEE press, 2006.

25:16 Register-Bounded Synthesis

- 30 A. Pnueli and R. Rosner. On the Synthesis of a Reactive Module. In Proc. 16th ACM Symp. on Principles of Programming Languages, pages 179–190, 1989.
- 31 S. Schewe and B. Finkbeiner. Bounded Synthesis. In 5th Int. Symp. on Automated Technology for Verification and Analysis, volume 4762 of Lecture Notes in Computer Science, pages 474–488. Springer, 2007.
- 32 S. Schewe and T. Varghese. Determinising Parity Automata. In 39th Int. Symp. on Mathematical Foundations of Computer Science, volume 8634 of Lecture Notes in Computer Science, pages 486–498. Springer, 2014.
- 33 Y. Shemesh and N.: Francez. Finite-state unification automata and relational languages. *Information and Computation*, 114:192–213, 1994.
- 34 T. Tan. Pebble Automata for Data Languages: Separation, Decidability, and Undecidability. PhD thesis, Technion Computer Science Department, 2009.
- N. Tzevelekos. Fresh-register Automata. In Proc. 38th ACM Symp. on Principles of Programming Languages, pages 295–306, New York, NY, USA, 2011. ACM.
- **36** V. Vianu. Automatic verification of database-driven systems: a new frontier. In *ICDT '09*, pages 1–13, 2009.
- P. Wolper. Expressing Interesting Properties of Programs in Propositional Temporal Logic. In Proc. 13th ACM Symp. on Principles of Programming Languages, pages 184–192, 1986.