A Time-Predictable Memory Network-on-Chip

Authors Martin Schoeberl, David Vh Chong, Wolfgang Puffitsch, Jens Sparsø

Thumbnail PDF


  • Filesize: 474 kB
  • 10 pages

Document Identifiers

Author Details

Martin Schoeberl
David Vh Chong
Wolfgang Puffitsch
Jens Sparsø

Cite AsGet BibTex

Martin Schoeberl, David Vh Chong, Wolfgang Puffitsch, and Jens Sparsø. A Time-Predictable Memory Network-on-Chip. In 14th International Workshop on Worst-Case Execution Time Analysis. Open Access Series in Informatics (OASIcs), Volume 39, pp. 53-62, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2014)


To derive safe bounds on worst-case execution times (WCETs), all components of a computer system need to be time-predictable: the processor pipeline, the caches, the memory controller, and memory arbitration on a multicore processor. This paper presents a solution for time-predictable memory arbitration and access for chip-multiprocessors. The memory network-on-chip is organized as a tree with time-division multiplexing (TDM) of accesses to the shared memory. The TDM based arbitration completely decouples processor cores and allows WCET analysis of the memory accesses on individual cores without considering the tasks on the other cores. Furthermore, we perform local, distributed arbitration according to the global TDM schedule. This solution avoids a central arbiter and scales to a large number of processors.
  • Real-Time Systems
  • Time-predictable Computer Architecture
  • Network-on-Chip
  • Memory Arbitration


  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    PDF Downloads


  1. Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avizienis, John Wawrzynek, and Krste Asanovic. Chisel: constructing hardware in a scala embedded language. In Patrick Groeneveld, Donatella Sciuto, and Soha Hassoun, editors, The 49th Annual Design Automation Conference (DAC 2012), pages 1216-1225, San Francisco, CA, USA, June 2012. ACM. Google Scholar
  2. Aydin O Balkan, Gang Qu, and Uzi Vishkin. Mesh-of-trees and alternative interconnection networks for single-chip parallelism. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(10):1419-1432, 2009. Google Scholar
  3. Christoph Cullmann, Christian Ferdinand, Gernot Gebhard, Daniel Grund, Claire Maiza, Jan Reineke, Benoît Triquet, and Reinhard Wilhelm. Predictability considerations in the design of multi-core embedded systems. In Proceedings of Embedded Real Time Software and Systems, May 2010. Google Scholar
  4. Manil Dev Gomony, Benny Akesson, and Kees Goossens. Coupling tdm noc and dram controller for cost and performance optimization of real-time systems. In Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, pages 1-6, March 2014. Google Scholar
  5. Manel Djemal, François Pêcheux, Dumitru Potop-Butucaru, Robert De Simone, Franck Wajsburt, and Zhen Zhang. Programmable routers for efficient mapping of applications onto NoC-based MPSoCs. In Design and Architectures for Signal and Image Processing (DASIP), pages 1-8, Oct 2012. Google Scholar
  6. Jamie Garside and Neil C Audsley. Investigating shared memory tree prefetching within multimedia noc architectures. In Memory Architecture and Organisation Workshop, 2013. Google Scholar
  7. Evangelia Kasapaki and Jens Sparsø. Argo: A Time-Elastic Time-Division-Multiplexed NoC using Asynchronous Routers. In Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC). IEEE Computer Society Press, 2014. Google Scholar
  8. Timon Kelter, Heiko Falk, Peter Marwedel, Sudipta Chattopadhyay, and Abhik Roychoudhury. Static analysis of multi-core tdma resource arbitration delays. Real-Time Systems, 50(2):185-229, 2014. Google Scholar
  9. Herman Kopetz. Real-Time Systems. Kluwer Academic, Boston, MA, USA, 1997. Google Scholar
  10. Edgar Lakis and Martin Schoeberl. An SDRAM controller for real-time systems. In Proceedings of the 9th Workshop on Software Technologies for Embedded and Ubiquitous Systems, 2013. Google Scholar
  11. Ben Lickly, Isaac Liu, Sungjun Kim, Hiren D. Patel, Stephen A. Edwards, and Edward A. Lee. Predictable programming on a precision timed architecture. In Erik R. Altman, editor, Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2008), pages 137-146, Atlanta, GA, USA, October 2008. ACM. Google Scholar
  12. Thomas Lundqvist and Per Stenström. Timing anomalies in dynamically scheduled microprocessors. In Proceedings of the 20th IEEE Real-Time Systems Symposium (RTSS 1999), pages 12-21, Washington, DC, USA, 1999. IEEE Computer Society. Google Scholar
  13. Jörg Mische, Stefan Metzlaff, and Theo Ungerer. Distributed memory on chip-bringing together low power and real-time. In Proceedings of the Workshop on Reconciling Performance and Predictability (RePP), Grenoble, France, 2014. Google Scholar
  14. OCP-IP Association. Open core protocol specification 2.1. http://www.ocpip.org/, 2005. Google Scholar
  15. Christof Pitter and Martin Schoeberl. Time predictable CPU and DMA shared memory access. In International Conference on Field-Programmable Logic and its Applications (FPL 2007), pages 317-322, Amsterdam, Netherlands, August 2007. IEEE. Google Scholar
  16. Christof Pitter and Martin Schoeberl. A real-time Java chip-multiprocessor. ACM Trans. Embed. Comput. Syst., 10(1):9:1-34, 2010. Google Scholar
  17. Abbas Rahimi, Igor Loi, Mohammad Reza Kakoee, and Luca Benini. A fully-synthesizable single-cycle interconnection network for shared-L1 processor clusters. In Design, Automation Test in Europe Conference Exhibition (DATE), 2011, pages 1-6, March 2011. Google Scholar
  18. Jakob Rosen, Alexandru Andrei, Petru Eles, and Zebo Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In Proceedings of the Real-Time Systems Symposium (RTSS 2007), pages 49-60, Dec. 2007. Google Scholar
  19. Martin Schoeberl. Time-predictable computer architecture. EURASIP Journal on Embedded Systems, vol. 2009, Article ID 758480:17 pages, 2009. Google Scholar
  20. Martin Schoeberl, Florian Brandner, Stefan Hepp, Wolfgang Puffitsch, and Daniel Prokesch. Patmos Reference Handbook. Technical University of Denmark, 2014. Google Scholar
  21. Martin Schoeberl, Florian Brandner, Jens Sparsø, and Evangelia Kasapaki. A statically scheduled time-division-multiplexed network-on-chip for real-time systems. In Proceedings of the 6th International Symposium on Networks-on-Chip (NOCS), pages 152-160, Lyngby, Denmark, May 2012. IEEE. Google Scholar
  22. Martin Schoeberl, Pascal Schleuniger, Wolfgang Puffitsch, Florian Brandner, Christian W. Probst, Sven Karlsson, and Tommy Thorn. Towards a time-predictable dual-issue microprocessor: The Patmos approach. In First Workshop on Bringing Theory to Practice: Predictability and Performance in Embedded Systems (PPES 2011), pages 11-20, Grenoble, France, March 2011. Google Scholar
  23. Andreas Schranzhofer, Jian-Jia Chen, and Lothar Thiele. Timing analysis for TDMA arbitration in resource sharing systems. In Marco Caccamo, editor, 16th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2010, Stockholm, Sweden, April 12-15, 2010, pages 215-224. IEEE Computer Society, 2010. Google Scholar
  24. Jens Sparsø, Evangelia Kasapaki, and Martin Schoeberl. An area-efficient network interface for a TDM-based network-on-chip. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE '13, pages 1044-1047, San Jose, CA, USA, 2013. EDA Consortium. Google Scholar
  25. Jack Whitham and Martin Schoeberl. The limits of TDMA based memory access scheduling. Technical Report YCS-2011-470, University of York, 2011. Google Scholar
Questions / Remarks / Feedback

Feedback for Dagstuhl Publishing

Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail