License
when quoting this document, please refer to the following
URN: urn:nbn:de:0030-drops-3053
URL: http://drops.dagstuhl.de/opus/volltexte/2005/305/

Ayala, José Luis ; Lópes-Vallejo, Marisa

Compiler-Driven Power Optimizations in the Register File of Processor-Based Systems

pdf-format:
Dokument 1.pdf (336 KB)


Abstract

The complexity of the register file is currently one of the main factors on determining the cycle time of high performance wide-issue microprocessors due to its access time and size. Both parameters are directly related to the number of read and write ports of the register file and can be managed from a code compilation-level. Therefore, it is a priority goal to reduce this complexity in order to allow the efficient implementation of complex superscalar machines. This work presents a modified register assignment and a banked architecture which efficiently reduce the number of required ports. Also, the effect of the loop unrollling optimization performed by the compiler is analyzed and several power-efficient modifications to this mechanism are proposed. Both register assignment and loop unrolling mechanisms are modified to improve the energy savings while avoiding a hard performance impact.

BibTeX - Entry

@InProceedings{ayala_et_al:DSP:2005:305,
  author =	{Jos{\'e} Luis Ayala and Marisa L{\'o}pes-Vallejo},
  title =	{Compiler-Driven Power Optimizations in the Register File of Processor-Based Systems},
  booktitle =	{Power-aware Computing Systems},
  year =	{2005},
  editor =	{Luca Benini and Ulrich Kremer and Christian W. Probst and Peter Schelkens},
  number =	{05141},
  series =	{Dagstuhl Seminar Proceedings},
  ISSN =	{1862-4405},
  publisher =	{Internationales Begegnungs- und Forschungszentrum f{\"u}r Informatik (IBFI), Schloss Dagstuhl, Germany},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2005/305},
  annote =	{Keywords: Register file, power reduction, compiler optimization, loop unrolling, banked architecture}
}

Keywords: Register file, power reduction, compiler optimization, loop unrolling, banked architecture
Seminar: 05141 - Power-aware Computing Systems
Issue date: 2005
Date of publication: 02.11.2005


DROPS-Home | Fulltext Search | Imprint Published by LZI