Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik GmbH Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik GmbH scholarly article en Stachulat, Jan; Schliecker, Simon; Ivers, Matthias; Ernst, Rolf http://www.dagstuhl.de/oasics License
when quoting this document, please refer to the following
DOI:
URN: urn:nbn:de:0030-drops-8130
URL:

; ; ;

Analysis of Memory Latencies in Multi-Processor Systems

pdf-format:


Abstract

Predicting timing behavior is key to efficient embedded real-time system design and verification. Current approaches to determine end-to-end latencies in parallel heterogeneous architectures focus on performance analysis either on task or system level. Especially memory accesses, basic operations of embedded application, cannot be accurately captured on a single level alone: While task level methods simplify system behavior, system level methods simplify task behavior. Both perspectives lead to overly pessimistic estimations. To tackle these complex interactions we integrate task and system level analysis. Each analysis level is provided with the necessary data to allow precise computations, while adequate abstraction prevents high time complexity.

BibTeX - Entry

@InProceedings{stachulat_et_al:OASIcs:2007:813,
  author =	{Jan Stachulat and Simon Schliecker and Matthias Ivers and Rolf Ernst},
  title =	{{Analysis of Memory Latencies in Multi-Processor Systems}},
  booktitle =	{5th International Workshop on Worst-Case Execution Time Analysis (WCET'05)},
  series =	{OpenAccess Series in Informatics (OASIcs)},
  ISBN =	{978-3-939897-24-8},
  ISSN =	{2190-6807},
  year =	{2007},
  volume =	{1},
  editor =	{Reinhard Wilhelm},
  publisher =	{Schloss Dagstuhl--Leibniz-Zentrum fuer Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2007/813},
  URN =		{urn:nbn:de:0030-drops-8130},
  doi =		{http://dx.doi.org/10.4230/OASIcs.WCET.2005.813},
  annote =	{Keywords: Multi-processor Performance Analysis, Memory Access Latency, Worst Case Execution Time}
}

Keywords: Multi-processor Performance Analysis, Memory Access Latency, Worst Case Execution Time
Seminar: 5th International Workshop on Worst-Case Execution Time Analysis (WCET'05)
Issue date: 2007
Date of publication: 2007


DROPS-Home | Fulltext Search | Imprint Published by LZI