Instructor Selector Generation from Architecture Description

Authors Miloslav Trmac, Adam Husar, Jan Hranac, Tomas Hruska, Karel Masarik

Thumbnail PDF


  • Filesize: 351 kB
  • 7 pages

Document Identifiers

Author Details

Miloslav Trmac
Adam Husar
Jan Hranac
Tomas Hruska
Karel Masarik

Cite AsGet BibTex

Miloslav Trmac, Adam Husar, Jan Hranac, Tomas Hruska, and Karel Masarik. Instructor Selector Generation from Architecture Description. In Sixth Doctoral Workshop on Mathematical and Engineering Methods in Computer Science (MEMICS'10) -- Selected Papers. Open Access Series in Informatics (OASIcs), Volume 16, pp. 109-115, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2011)


We describe an automated way to generate data for a practical LLVM instruction selector based on machine-generated description of the target architecture at register transfer level. The generated instruction selector can handle arbitrarily complex machine instructions with no internal control flow, and can automatically find and take advantage of arithmetic properties of an instructions, specialized pseudo-registers and special cases of immediate operands.
  • LLVM
  • instruction generator


  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    PDF Downloads
Questions / Remarks / Feedback

Feedback for Dagstuhl Publishing

Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail