Document Open Access Logo

Contention in Multicore Hardware Shared Resources: Understanding of the State of the Art

Authors Gabriel Fernandez, Jaume Abella, Eduardo Quiñones, Christine Rochange, Tullio Vardanega, Francisco J. Cazorla

PDF
Thumbnail PDF

File

OASIcs.WCET.2014.31.pdf
  • Filesize: 321 kB
  • 12 pages

Document Identifiers

Author Details

Gabriel Fernandez
Jaume Abella
Eduardo Quiñones
Christine Rochange
Tullio Vardanega
Francisco J. Cazorla

Cite AsGet BibTex

Gabriel Fernandez, Jaume Abella, Eduardo Quiñones, Christine Rochange, Tullio Vardanega, and Francisco J. Cazorla. Contention in Multicore Hardware Shared Resources: Understanding of the State of the Art. In 14th International Workshop on Worst-Case Execution Time Analysis. Open Access Series in Informatics (OASIcs), Volume 39, pp. 31-42, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2014)
https://doi.org/10.4230/OASIcs.WCET.2014.31

Abstract

The real-time systems community has over the years devoted considerable attention to the impact on execution timing that arises from contention on access to hardware shared resources. The relevance of this problem has been accentuated with the arrival of multicore processors. From the state of the art on the subject, there appears to be considerable diversity in the understanding of the problem and in the "approach" to solve it. This sparseness makes it difficult for any reader to form a coherent picture of the problem and solution space. This paper draws a tentative taxonomy in which each known approach to the problem can be categorised based on its specific goals and assumptions.
Keywords
  • Contention
  • Multicores
  • WCET Analysis

Metrics

  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    0
    PDF Downloads
    0
    Metadata Views

References

  1. B. Akesson et al. Predator: a predictable SDRAM memory controller. In CODES+ISSS, 2007. Google Scholar
  2. A. Alhammad and R. Pellizzoni. Time-predictable execution of multithreaded applications on multicore systems. In DATE, 2014. Google Scholar
  3. P. Crowley and J.-L. Baer. Worst-case execution time estimation for hardware-assisted multithreaded processors. In HPCA-9 Workshop on Network Processors, 2003. Google Scholar
  4. D. Dasari and V. Nelis. An analysis of the impact of bus contention on the WCET in multicores. In HPCC-ICESS, 2012. Google Scholar
  5. R. Davis and A. Burns. A survey of hard real-time scheduling for multiprocessor systems. ACM Comput. Surv., 43(4), 2011. Google Scholar
  6. A. Gustavsson et al. Towards WCET analysis of multicore architectures using UPPAAL. In Workshop on WCET Analysis, 2010. Google Scholar
  7. A. Gustavsson et al. Toward static timing analysis of parallel software. In Workshop on WCET Analysis, 2012. Google Scholar
  8. A. Hansson et al. Compsoc: A template for composable and predictable multi-processor system on chips. TODAES, 2009. Google Scholar
  9. A. Schranzhofer et al. Timing analysis for TDMA arbitration in resource sharing systems. In RTAS, 2010. Google Scholar
  10. A. Schranzhofer et al. Timing analysis for resource access interference on adaptive resource arbiters. In RTAS, 2011. Google Scholar
  11. B. Lesage et al. Shared data caches conflicts reduction for wcet computation in multi-core architectures. In RTNS, 2010. Google Scholar
  12. B. Ward et al. Making shared caches more predictable on multicore platforms. In ECRTS, 2013. Google Scholar
  13. D. Dasari et al. Identifying the sources of unpredictability in COTS-based multicore systems. In SIES, 2013. Google Scholar
  14. D. Hardy et al. Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches. In RTSS, 2009. Google Scholar
  15. H. Ozaktas et al. Automatic wcet analysis of real-time parallel applications. In Workshop on WCET Analysis, 2013. Google Scholar
  16. J. Jalle et al. Bus designs for time-probabilistic multicore processors. In DATE, 2014. Google Scholar
  17. M. Fernández et al. Assessing the suitability of the NGMP multi-core processor in the space domain. In EMSOFT, 2012. Google Scholar
  18. M.-K. Yoon et al. Optimizing tunable WCET with shared resource allocation and arbitration in hard real-time multicore systems. RTSS, 2011. Google Scholar
  19. M. Lv et al. Combining abstract interpretation with model checking for timing analysis of multicore software. In RTSS 2010, 2010. Google Scholar
  20. M. Panić et al. On-chip ring network designs for hard-real time systems. In RTNS, 2013. Google Scholar
  21. M. Paolieri et al. An Analyzable Memory Controller for Hard Real-Time CMPs . Embedded System Letters (ESL), 2009. Google Scholar
  22. M. Paolieri et al. Hardware support for WCET analysis of hard real-time multicore systems. In ISCA, 2009. Google Scholar
  23. M. Paolieri et al. IA3: An interference aware allocation algorithm for multicore hard real-time systems. In RTAS '11, 2011. Google Scholar
  24. M. Slijepcevic et al. Time-analysable non-partitioned shared caches for real-time multicore systems. In DAC, 2014. Google Scholar
  25. P. Radojković et al. On the evaluation of the impact of shared resources in multithreaded cots processors in time-critical environments. ACM TACO, 2012. Google Scholar
  26. R. Bourgade et al. Predictable two-level bus arbitration for heterogeneous task sets. In ARCS, 2013. Google Scholar
  27. R. Wilhelm et al. Designing predictable multicore architectures for avionics and automotive systems. In Workshop on Reconciling Performance with Predictability (RePP), 2009. Google Scholar
  28. S. Hahn et al. Towards compositionality in execution time analysis-definition and challenges. In Workshop on Compositional Theory and Technology for Real-Time Embedded Systems, 2013. Google Scholar
  29. S. Schliecker et al. Bounding the shared resource load for the performance analysis of multiprocessor systems. In DATE, 2010. Google Scholar
  30. T. Kelter et al. Evaluation of resource arbitration methods for multi-core real-time systems. In Workshop on WCET Analysis, 2013. Google Scholar
  31. T. Kelter et al. Static analysis of multi-core TDMA resource arbitration delays. Real-Time Systems, 2013. Google Scholar
  32. X. Zhang et al. Towards practical page coloring-based multicore cache management. In EuroSys, 2009. Google Scholar
  33. Yan Li et al. Timing analysis of concurrent programs running on shared cache multi-cores. In RTSS, 2009. Google Scholar
  34. P. Graydon and I. Bate. Safety assurance driven problem formulation for mixed-criticality scheduling. In Workshop on Mixed-Criticality Systems, 2013. Google Scholar
  35. J. Jalle et al. Deconstructing bus access control policies for real-time multicores. In SIES, 2013. Google Scholar
  36. H. Kopetz and G. Bauer. The time-triggered architecture. Proc. of the IEEE, 91(1), Jan 2003. Google Scholar
  37. I. Liu et al. A PRET architecture supporting concurrent programs with composable timing properties. In 44th ACSSC, 2010. Google Scholar
  38. MERASA. EU-FP7 Project: www.merasa.org. Google Scholar
  39. J. Nowotsch and M. Paulitsch. Leveraging multi-core computing architectures in avionics. In EDCC, 2012. Google Scholar
  40. D. Potop-Butucaru and I. Puaut. Integrated Worst-Case Execution Time Estimation of Multicore Applications. In Workshop on WCET Analysis, 2013. Google Scholar
  41. M. Schoeberl et. al. A statically scheduled time-division-multiplexed network-on-chip for real-time systems. In NoCS, 2012. Google Scholar
  42. R. Wilhelm and J. Reineke. Embedded Systems: Many Cores - Many Problems. In SIES, 2012. Google Scholar
Questions / Remarks / Feedback
X

Feedback for Dagstuhl Publishing


Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail
© 2023-2024 Schloss Dagstuhl – LZI GmbH Imprint Privacy Contact