Document Open Access Logo

Worst-Case Energy-Consumption Analysis by Microarchitecture-Aware Timing Analysis for Device-Driven Cyber-Physical Systems

Authors Phillip Raffeck, Christian Eichler, Peter Wägemann, Wolfgang Schröder-Preikschat

PDF
Thumbnail PDF

File

OASIcs.WCET.2019.4.pdf
  • Filesize: 0.98 MB
  • 12 pages

Document Identifiers

Author Details

Phillip Raffeck
  • Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany
Christian Eichler
  • Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany
Peter Wägemann
  • Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany
Wolfgang Schröder-Preikschat
  • Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Germany

Funding

This work is supported by the German Research Foundation (DFG), in part by Research Grant no. SCHR 603/9-2, no. SCHR 603/13-1, no. SCHR 603/14-2, and the Bavarian Ministry of State for Economics, Traffic and Technology under the (EU EFRE funds) grant no. 0704/883 25.

Acknowledgements

We thank Simon Schuster for his insightful comments and the support with Platin’s source base. We also thank Dominik Huber, Aaron Strahlberger, and Julius Wiedmann for their help with reducing the pessimism of the microarchitecture analysis.

Cite AsGet BibTex

Phillip Raffeck, Christian Eichler, Peter Wägemann, and Wolfgang Schröder-Preikschat. Worst-Case Energy-Consumption Analysis by Microarchitecture-Aware Timing Analysis for Device-Driven Cyber-Physical Systems. In 19th International Workshop on Worst-Case Execution Time Analysis (WCET 2019). Open Access Series in Informatics (OASIcs), Volume 72, pp. 4:1-4:12, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2019)
https://doi.org/10.4230/OASIcs.WCET.2019.4

Abstract

Many energy-constrained cyber-physical systems require both timeliness and the execution of tasks within given energy budgets. That is, besides knowledge on worst-case execution time (WCET), the worst-case energy consumption (WCEC) of operations is essential. Unfortunately, WCET analysis approaches are not directly applicable for deriving WCEC bounds in device-driven cyber-physical systems: For example, a single memory operation can lead to a significant power-consumption increase when thereby switching on a device (e.g. transceiver, actuator) in the embedded system. However, as we demonstrate in this paper, existing approaches from microarchitecture-aware timing analysis (i.e. considering cache and pipeline effects) are beneficial for determining WCEC bounds: We extended our framework on whole-system analysis with microarchitecture-aware timing modeling to precisely account for the execution time that devices are kept (in)active. Our evaluations based on a benchmark generator, which is able to output benchmarks with known baselines (i.e. actual WCET and actual WCEC), and an ARM Cortex-M4 platform validate that the approach significantly reduces analysis pessimism in whole-system WCEC analyses.

Subject Classification

ACM Subject Classification
  • Hardware → Static timing analysis
  • Hardware → Power and energy
  • Computer systems organization → Embedded and cyber-physical systems
Keywords
  • WCEC
  • WCRE
  • WCET
  • michroarchitecture analysis
  • whole-system analysis

Metrics

  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    0
    PDF Downloads
    0
    Metadata Views

Supplementary Materials

References

  1. AbsInt. aiT WCET analyzers. URL: https://www.absint.com/ait/.
  2. S. Altmeyer, R. I. Davis, and C. Maiza. Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems. Real-Time Systems, 48(5):499-526, 2012. Google Scholar
  3. C. Ballabriga, H. Cassé, C. Rochange, and P. Sainrat. OTAWA: An open toolbox for adaptive WCET analysis. In Proc. of the 8th Int'l Work. on Software Technolgies for Embedded and Ubiquitous Systems (SEUS '10), pages 35-46, 2010. Google Scholar
  4. Johann Blieberger. Data-flow frameworks for worst-case execution time analysis. Real-Time Systems, 22(3):183-227, 2002. Google Scholar
  5. J. V. Busquets-Mataix, J. J. Serrano, R. Ors, P. Gil, and A. Wellings. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In Proc. of the 2nd Real-Time Technology and Applications Symp. (RTAS '96), pages 204-212, 1996. Google Scholar
  6. F. Cassez, R. Rydhof Hansen, and M. C. Olesen. What is a timing anomaly? In Proc. of the 12th Int'l Work. on Worst-Case Execution Time Analysis (WCET '12), 2012. Google Scholar
  7. Shenzhen HOPE Microelectronics Co. RFM95 97/98(W) - low power long range transceiver module, 2019. Google Scholar
  8. C. Cullmann. Cache Persistence Analysis: Theory and Practice. ACM Trans. on Embedded Computing Systems (ACM TECS), 12(1s):40:1-40:25, 2013. Google Scholar
  9. C. Dietrich, P. Wägemann, P. Ulbrich, and D. Lohmann. SysWCET: Whole-system response-time analysis for fixed-priority real-time systems. In Proc. of the 23nd Real-Time and Embedded Technology and Applications Symp. (RTAS '17), pages 37-48, 2017. Google Scholar
  10. N. Duda, T. Nowak, M. Hartmann, M. Schadhauser, B. Cassens, P. Wägemann, M. Nabeel, S. Ripperger, S. Herbst, K. Meyer-Wegener, F. Mayer, F. Dressler, W. Schröder-Preikschat, R. Kapitza, J. Robert, J. Thielecke, R. Weigel, and A. Koelpin. BATS: adaptive ultra low power sensor network for animal tracking. Sensors, 18(10):1-34, 2018. Google Scholar
  11. C. Eichler, P. Wägemann, T. Distler, and W. Schröder-Preikschat. Demo Abstract: Tooling Support for Benchmarking Timing Analysis. In Proc. of the 23rd Real-Time and Embedded Technology and Applications Symp. (RTAS '17), pages 159-160, 2017. Google Scholar
  12. C. Eichler, P. Wägemann, and W. Schröder-Preikschat. GenEE: A benchmark generator for static analysis tools of energy-constrained cyber-physical systems. In Proc. of the 2nd Work. on Benchmarking Cyber-Physical Systems and Internet of Things (CPS-IoTBench '19), 2019. URL: https://www4.cs.fau.de/Publications/2019/eichler_19_cpsiotbench.pdf.
  13. Freescale Semiconductor, Inc. KL46 Sub-Family Reference Manual, 2013. Google Scholar
  14. Freescale Semiconductor, Inc. Kinetis KL46 Sub-Family, 2014. Google Scholar
  15. Fujitsu Semiconductor. FRAM MB85RC256V, 2013. Google Scholar
  16. G. Gebhard. Timing anomalies reloaded. In Proc. of the 10th Int'l Work. on Worst-Case Execution Time Analysis (WCET '10), 2010. Google Scholar
  17. D. Hardy, B. Rouxel, and I. Puaut. The Heptane Static Worst-Case Execution Time Estimation Tool. In Proc. of the 17th Int'l Work. on Worst-Case Execution Time Analysis (WCET '17), pages 8:1-8:12, 2017. Google Scholar
  18. S. Hepp, B. Huber, D. Prokesch, and P. Puschner. The platin Tool Kit - The T-CREST Approach for Compiler and WCET Integration. In Proc. of the 18th Kolloquium Programmiersprachen und Grundlagen der Programmierung (KPS '15), pages 277-292, 2015. Google Scholar
  19. Infineon Technologies AG. Evaluation Board XMC4500 Relax Kit &XMC4500 Relax Lite Kit, 2014. Google Scholar
  20. Infineon Technologies AG. XMC4500 Microcontroller Series for Industrial Applications - Data Sheet, 2017. V1.5 2017-12. Google Scholar
  21. R. Jayaseelan, T. Mitra, and X. Li. Estimating the Worst-Case Energy Consumption of Embedded Software. In Proc. of the 12th Real-Time and Embedded Technology and Applications Symp. (RTAS '06), pages 81-90, 2006. Google Scholar
  22. J. Knoop, L. Kovács, and J. Zwirchmayr. WCET squeezing: On-demand feasibility refinement for proven precise WCET-bounds. In Proc. of the 21st Int'l Conf. on Real-Time Networks and Systems (RTNS '13), pages 161-170, 2013. Google Scholar
  23. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis &transformation. In Proc. of the Int'l Symp. on Code Generation and Optimization (CGO '04), pages 75-86, 2004. Google Scholar
  24. Xianfeng Li, Yun Liang, Tulika Mitra, and Abhik Roychoudhury. Chronos: A timing analyzer for embedded software. Science of Computer Programming, 69(1):56-67, 2007. Google Scholar
  25. B. Lisper. SWEET - A tool for WCET flow analysis. In Proc. of the 6th Int'l Symp. On Leveraging Applications of Formal Methods, Verification and Validation (ISoLA '14), pages 482-485, 2014. Google Scholar
  26. J. Morse, S. Kerrison, and K. Eder. On the Limitations of Analyzing Worst-Case Dynamic Energy of Processing. ACM Trans. on Embedded Computing Systems (ACM TECS), 17(3):59:1-59:22, 2018. Google Scholar
  27. OSEK/VDX Group. OIL: OSEK implementation language. Technical report, OSEK/VDX Group, July 2004. Google Scholar
  28. OSEK/VDX Group. Operating System Specification 2.2.3. Technical report, OSEK/VDX Group, February 2005. Google Scholar
  29. J. Pallister, S. Kerrison, J. Morse, and K. Eder. Data Dependent Energy Modeling for Worst Case Energy Consumption Analysis. In Proc. of the 20th Int'l Work. on Software and Compilers for Embedded Systems (SCOPES '17), pages 51-59, 2017. Google Scholar
  30. P. Puschner, D. Prokesch, B. Huber, J. Knoop, S. Hepp, and G. Gebhard. The T-CREST Approach of Compiler and WCET-Analysis Integration. In Proc. of the 9th Work. on Software Technologies for Future Embedded and Ubiquitious Systems (SEUS '13), pages 33-40, 2013. Google Scholar
  31. J. Schneider. Cache and Pipeline Sensitive Fixed Priority Scheduling for Preemptive Real-Time Systems. In Proc. of the 21st Real-Time Systems Symp. (RTSS '00), pages 195-204, 2000. Google Scholar
  32. M. Schoeberl et al. T-CREST: Time-predictable multi-core architecture for embedded systems. Journal of Systems Architecture, 61:449-471, 2015. Google Scholar
  33. D. Shah, S. Hahn, and J. Reineke. Experimental Evaluation of Cache-Related Preemption Delay Aware Timing Analysis. In 18th Int'l Work. on Worst-Case Execution Time Analysis (WCET '18), pages 7:1-7:11, 2018. Google Scholar
  34. Silicon Laboratories, Inc. EFM32GG Reference Manual, 2016. Google Scholar
  35. I. J. Stein. ILP-based path analysis on abstract pipeline state graphs. epubli, 2010. Google Scholar
  36. S. Steinke, M. Knauer, L. Wehmeyer, and P. Marwedel. An Accurate and Fine Grain Instruction-Level Energy Model Supporting Software Optimizations. In Proc. of the Int'l Work. on Power And Timing Modeling, Optimization and Simulation (PATMOS '01), 2001. Google Scholar
  37. Espressif Systems. ESP8266EX Datasheet Version 6.0, 2018. Google Scholar
  38. V. Tiwari, S. Malik, A. Wolfe, and M. T.-C. Lee. Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing Systems, 13(2-3):223-238, 1996. Google Scholar
  39. M. Völp, M. Hähnel, and A. Lackorzynski. Has Energy Surpassed Timeliness? Scheduling Energy-Constrained Mixed-Criticality Systems. In Proc. of the 20th Real-Time and Embedded Technology and Applications Symp. (RTAS '14), pages 275-284, 2014. Google Scholar
  40. P. Wägemann, C. Dietrich, T. Distler, P. Ulbrich, and W. Schröder-Preikschat. Whole-System Worst-Case Energy-Consumption Analysis for Energy-Constrained Real-Time Systems. In Proc. of the 30th Euromicro Conf. on Real-Time Systems (ECRTS '18), pages 24:1-24:25, 2018. URL: http://dx.doi.org/10.4230/LIPIcs.ECRTS.2018.24.
  41. P. Wägemann, T. Distler, C. Eichler, and W. Schröder-Preikschat. Benchmark Generation for Timing Analysis. In Proc. of the 23rd Real-Time and Embedded Technology and Applications Symp. (RTAS '17), pages 319-330, 2017. Google Scholar
  42. P. Wägemann, T. Distler, H. Janker, P. Raffeck, V. Sieh, and W. Schröder-Preikschat. Operating Energy-Neutral Real-Time Systems. ACM Trans. on Embedded Computing Systems (ACM TECS), 17(1):11:1-11:25, 2017. Google Scholar
Questions / Remarks / Feedback
X

Feedback for Dagstuhl Publishing


Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail
© 2023-2024 Schloss Dagstuhl – LZI GmbH Imprint Privacy Contact