DROPS

Document

DOI: 10.4230/OASIcs.WCET.2014.53

A Time-Predictable Memory Network-on-Chip

Authors: Martin Schoeberl, David Vh Chong, Wolfgang Puffitsch, and Jens Sparsø

Published in: OASIcs, Volume 39, 14th International Workshop on Worst-Case Execution Time Analysis (2014)

Abstract

To derive safe bounds on worst-case execution times (WCETs), all components of a computer system need to be time-predictable: the processor pipeline, the caches, the memory controller, and memory arbitration on a multicore processor. This paper presents a solution for time-predictable memory arbitration and access for chip-multiprocessors. The memory network-on-chip is organized as a tree with time-division multiplexing (TDM) of accesses to the shared memory. The TDM based arbitration completely decouples processor cores and allows WCET analysis of the memory accesses on individual cores without considering the tasks on the other cores. Furthermore, we perform local, distributed arbitration according to the global TDM schedule. This solution avoids a central arbiter and scales to a large number of processors.

Cite as

Martin Schoeberl, David Vh Chong, Wolfgang Puffitsch, and Jens Sparsø. A Time-Predictable Memory Network-on-Chip. In 14th International Workshop on Worst-Case Execution Time Analysis. Open Access Series in Informatics (OASIcs), Volume 39, pp. 53-62, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2014)

Copy BibTex To Clipboard

@InProceedings{schoeberl_et_al:OASIcs.WCET.2014.53,
  author =	{Schoeberl, Martin and Chong, David Vh and Puffitsch, Wolfgang and Spars{\o}, Jens},
  title =	{{A Time-Predictable Memory Network-on-Chip}},
  booktitle =	{14th International Workshop on Worst-Case Execution Time Analysis},
  pages =	{53--62},
  series =	{Open Access Series in Informatics (OASIcs)},
  ISBN =	{978-3-939897-69-9},
  ISSN =	{2190-6807},
  year =	{2014},
  volume =	{39},
  editor =	{Falk, Heiko},
  publisher =	{Schloss Dagstuhl -- Leibniz-Zentrum f{\"u}r Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{https://drops.dagstuhl.de/entities/document/10.4230/OASIcs.WCET.2014.53},
  URN =		{urn:nbn:de:0030-drops-46047},
  doi =		{10.4230/OASIcs.WCET.2014.53},
  annote =	{Keywords: Real-Time Systems, Time-predictable Computer Architecture, Network-on-Chip, Memory Arbitration}
}

Search Results

Documents authored by Chong, David Vh

A Time-Predictable Memory Network-on-Chip

Abstract

Cite as

Thanks for your feedback!

Could not send message