When quoting this document, please refer to the following
URN: urn:nbn:de:0030-drops-19261
Go to the corresponding Portal

Argyrides, Costas ; Pradhan, Dhiraj K.

Multiple Event Upsets Aware FPGAs Using Protected Schemes

08371.PradhanDhiraj.Paper.1926.pdf (0.2 MB)


Multiple upsets would be available in SRAM-based FPGAs which utilizes SRAM in different parts to implement circuit configuration and to implement circuit data. Moreover, configuration bits of SRAM-based FPGAs are more sensible to upsets compared to circuit data due to significant number of SRAM bits. In this paper, a new protected Configurable Logic Block (CLB) and FPGA architecture are proposed which utilize multiple error correction (DEC) and multiple error detection. This is achieved by the incorporation of recently proposed coding technique Matrix codes [1] inside the FPGA. The power and area analysis of the proposed techniques show that these methods are more efficient than the traditional schemes such as duplication with comparison and TMR circuit design in the FPGAs.

BibTeX - Entry

  author =	{Costas Argyrides and Dhiraj K. Pradhan},
  title =	{Multiple Event Upsets Aware FPGAs Using Protected Schemes},
  booktitle =	{Fault-Tolerant Distributed Algorithms on VLSI Chips },
  year =	{2009},
  editor =	{Bernadette Charron-Bost and Shlomi Dolev and Jo Ebergen and Ulrich Schmid},
  number =	{08371},
  series =	{Dagstuhl Seminar Proceedings},
  ISSN =	{1862-4405},
  publisher =	{Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany},
  address =	{Dagstuhl, Germany},
  URL =		{},
  annote =	{Keywords: FPGA, SEUs, ECC, Reliability, MTTF}

Keywords: FPGA, SEUs, ECC, Reliability, MTTF
Seminar: 08371 - Fault-Tolerant Distributed Algorithms on VLSI Chips
Issue Date: 2009
Date of publication: 13.03.2009

DROPS-Home | Fulltext Search | Imprint | Privacy Published by LZI