License
when quoting this document, please refer to the following
URN: urn:nbn:de:0030-drops-19283
URL: http://drops.dagstuhl.de/opus/volltexte/2009/1928/

Charron-Bost, Bernadette ; Dolev, Shlomi ; Ebergen, Jo ; Schmid, Ulrich

08371 Abstracts Collection -- Fault-Tolerant Distributed Algorithms on VLSI Chips

pdf-format:
Dokument 1.pdf (161 KB)


Abstract

From September the $7^{\text{th}}$, 2008 to September the $10^{\text{th}}$, 2008 the Dagstuhl Seminar 08371 ``Fault-Tolerant Distributed Algorithms on VLSI Chips '' was held in Schloss Dagstuhl~--~Leibniz Center for Informatics. The seminar was devoted to exploring whether the wealth of existing fault-tolerant distributed algorithms research can be utilized for meeting the challenges of future-generation VLSI chips. During the seminar, several participants from both the VLSI and distributed algorithms' discipline, presented their current research, and ongoing work and possibilities for collaboration were discussed. Abstracts of the presentations given during the seminar as well as abstracts of seminar results and ideas are put together in this paper. The first section describes the seminar topics and goals in general. Links to extended abstracts or full papers are provided, if available.

BibTeX - Entry

@InProceedings{charronbost_et_al:DSP:2009:1928,
  author =	{Bernadette Charron-Bost and Shlomi Dolev and Jo Ebergen and Ulrich Schmid},
  title =	{08371 Abstracts Collection -- Fault-Tolerant Distributed Algorithms on VLSI Chips },
  booktitle =	{Fault-Tolerant Distributed Algorithms on VLSI Chips },
  year =	{2009},
  editor =	{Bernadette Charron-Bost and Shlomi Dolev and Jo Ebergen and Ulrich Schmid},
  number =	{08371},
  series =	{Dagstuhl Seminar Proceedings},
  ISSN =	{1862-4405},
  publisher =	{Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2009/1928},
  annote =	{Keywords: Fault-tolerant distributed algorithms, fault tolerance, VLSI systems-on-chip, synchronous vs.\ asynchronous circuits, digital logic, specifications}
}

Keywords: Fault-tolerant distributed algorithms, fault tolerance, VLSI systems-on-chip, synchronous vs.\ asynchronous circuits, digital logic, specifications
Seminar: 08371 - Fault-Tolerant Distributed Algorithms on VLSI Chips
Issue date: 2009
Date of publication: 13.03.2009


DROPS-Home | Fulltext Search | Imprint Published by LZI