License
when quoting this document, please refer to the following
URN: urn:nbn:de:0030-drops-28437
URL: http://drops.dagstuhl.de/opus/volltexte/2010/2843/

Ziener, Daniel ; Teich, Jürgen

New Directions for IP Core Watermarking and Identification

pdf-format:
Dokument 1.pdf (285 KB)


Abstract

In this talk, we present watermarking and identification techniques for FPGA IP cores. Unlike most existing watermarking techniques, the focus of our techniques lies on ease of verification, even if the protected cores are embedded into a product. Moreover, we have concentrated on higher abstraction levels for embedding the watermark, particularly at the logic level, where IP cores are distributed as netlist cores. With the presented watermarking methods, it is possible to watermark IP cores at the logic level and identify them with a high likelihood and in a reproducible way in a purchased product from a company that is suspected to have committed IP fraud. The investigated techniques establish the authorship by verification of either an FPGA bitfile or the power consumption of a given FPGA.

BibTeX - Entry

@InProceedings{ziener_et_al:DSP:2010:2843,
  author =	{Daniel Ziener and J{\"u}rgen Teich},
  title =	{{New Directions for IP Core Watermarking and Identification}},
  booktitle =	{Dynamically Reconfigurable Architectures},
  year =	{2010},
  editor =	{Peter M. Athanas and J{\"u}rgen Becker and J{\"u}rgen Teich and Ingrid Verbauwhede},
  number =	{10281},
  series =	{Dagstuhl Seminar Proceedings},
  ISSN =	{1862-4405},
  publisher =	{Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany},
  address =	{Dagstuhl, Germany},
  URL =		{http://drops.dagstuhl.de/opus/volltexte/2010/2843},
  annote =	{Keywords: IP protection, IP cores, watermarking}
}

Keywords: IP protection, IP cores, watermarking
Seminar: 10281 - Dynamically Reconfigurable Architectures
Issue date: 2010
Date of publication: 14.12.2010


DROPS-Home | Fulltext Search | Imprint Published by LZI