Document Open Access Logo

Schedulability Analysis for Multi-Core Systems Accounting for Resource Stress and Sensitivity

Authors Robert I. Davis , David Griffin, Iain Bate

PDF
Thumbnail PDF

File

LIPIcs.ECRTS.2021.7.pdf
  • Filesize: 1.35 MB
  • 26 pages

Document Identifiers

Author Details

Robert I. Davis
  • Department of Computer Science, University of York, UK
David Griffin
  • Department of Computer Science, University of York, UK
Iain Bate
  • Department of Computer Science, University of York, UK

Funding

Innovate UK HICLASS project (113213) and the ESPRC grants STRATA (EP/N023641/1) and MARCH (EP/V006029/1). EPSRC Research Data Management: No new primary data was created during this study.

Acknowledgements

The authors would like to thank Rolls-Royce PLC for providing the object code for one of their aero-engine controllers for use in real-time systems research.

Cite AsGet BibTex

Robert I. Davis, David Griffin, and Iain Bate. Schedulability Analysis for Multi-Core Systems Accounting for Resource Stress and Sensitivity. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). Leibniz International Proceedings in Informatics (LIPIcs), Volume 196, pp. 7:1-7:26, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2021)
https://doi.org/10.4230/LIPIcs.ECRTS.2021.7

Abstract

Timing verification of multi-core systems is complicated by contention for shared hardware resources between co-running tasks on different cores. This paper introduces the Multi-core Resource Stress and Sensitivity (MRSS) task model that characterizes how much stress each task places on resources and how much it is sensitive to such resource stress. This model facilitates a separation of concerns, thus retaining the advantages of the traditional two-step approach to timing verification (i.e. timing analysis followed by schedulability analysis). Response time analysis is derived for the MRSS task model, providing efficient context-dependent and context independent schedulability tests for both fixed priority preemptive and fixed priority non-preemptive scheduling. Dominance relations are derived between the tests, and proofs of optimal priority assignment provided. The MRSS task model is underpinned by a proof-of-concept industrial case study.

Subject Classification

ACM Subject Classification
  • Computer systems organization → Real-time systems
  • Software and its engineering → Real-time schedulability
Keywords
  • real-time
  • multi-core
  • scheduling
  • schedulability analysis
  • cross-core contention
  • resource stress
  • resource sensitivity

Metrics

  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    0
    PDF Downloads
    0
    Metadata Views

References

  1. Benny Akesson, Mitra Nasri, Geoffrey Nelissen, Sebastian Altmeyer, and Robert I. Davis. An empirical survey-based study into industry practice in real-time systems. In 41st IEEE Real-Time Systems Symposium, RTSS 2020, Houston, TX, USA, December 1-4, 2020, pages 3-11. IEEE, 2020. URL: https://doi.org/10.1109/RTSS49844.2020.00012.
  2. Sebastian Altmeyer, Robert I. Davis, Leandro Soares Indrusiak, Claire Maiza, Vincent Nélis, and Jan Reineke. A generic and compositional framework for multicore response time analysis. In Julien Forget, editor, Proceedings of the 23rd International Conference on Real Time Networks and Systems, RTNS 2015, Lille, France, November 4-6, 2015, pages 129-138. ACM, 2015. URL: https://doi.org/10.1145/2834848.2834862.
  3. Björn Andersson, Hyoseung Kim, Dionisio de Niz, Mark H. Klein, Ragunathan Rajkumar, and John P. Lehoczky. Schedulability analysis of tasks with corunner-dependent execution times. ACM Trans. Embed. Comput. Syst., 17(3):71:1-71:29, 2018. URL: https://doi.org/10.1145/3203407.
  4. Neil C. Audsley. On priority assignment in fixed priority scheduling. Inf. Process. Lett., 79(1):39-44, 2001. URL: https://doi.org/10.1016/S0020-0190(00)00165-4.
  5. Neil C. Audsley, Alan Burns, Michael Richardson, Kenneth W. Tindell, and Andrew J. Wellings. Applying new scheduling theory to static priority pre-emptive scheduling. Software Engineering Journal, 8:284-292(8), September 1993. URL: https://digital-library.theiet.org/content/journals/10.1049/sej.1993.0034.
  6. Andrea Bastoni, Bjorn B. Brandenburg, and James H. Anderson. Cache-related preemption and migration delays: Empirical approximation and impact on schedulability. In International Workshop on Operating Systems Platforms for Embedded Real-Time Applications, pages 33-44, 2010. Google Scholar
  7. Iain Bate, David Griffin, and Benjamin Lesage. Establishing confidence and understanding uncertainty in real-time systems. In Liliana Cucu-Grosjean, Roberto Medina, Sebastian Altmeyer, and Jean-Luc Scharbarg, editors, 28th International Conference on Real Time Networks and Systems, RTNS 2020, Paris, France, June 10, 2020, pages 67-77. ACM, 2020. URL: https://doi.org/10.1145/3394810.3394816.
  8. Sheng-Wei Cheng, Jian-Jia Chen, Jan Reineke, and Tei-Wei Kuo. Memory bank partitioning for fixed-priority tasks in a multi-core system. In 2017 IEEE Real-Time Systems Symposium, RTSS 2017, Paris, France, December 5-8, 2017, pages 209-219. IEEE Computer Society, 2017. URL: https://doi.org/10.1109/RTSS.2017.00027.
  9. Dakshina Dasari, Björn Andersson, Vincent Nélis, Stefan M. Petters, Arvind Easwaran, and Jinkyu Lee. Response time analysis of cots-based multicores considering the contention on the shared memory bus. In IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications, TrustCom 2011, Changsha, China, 16-18 November, 2011, pages 1068-1075. IEEE Computer Society, 2011. URL: https://doi.org/10.1109/TrustCom.2011.146.
  10. Robert I. Davis, Sebastian Altmeyer, Leandro Soares Indrusiak, Claire Maiza, Vincent Nélis, and Jan Reineke. An extensible framework for multicore response time analysis. Real Time Syst., 54(3):607-661, 2018. URL: https://doi.org/10.1007/s11241-017-9285-4.
  11. Robert I. Davis and Alan Burns. On optimal priority assignment for response time analysis of global fixed priority pre-emptive scheduling in multiprocessor hard real-time systems. Technical Report YCS-2010-451, University of York, Computer Science Dept., 2010. Google Scholar
  12. Robert I. Davis and Alan Burns. Improved priority assignment for global fixed priority pre-emptive scheduling in multiprocessor real-time systems. Real Time Syst., 47(1):1-40, 2011. URL: https://doi.org/10.1007/s11241-010-9106-5.
  13. Robert I. Davis, Alan Burns, Reinder J. Bril, and Johan J. Lukkien. Controller area network (CAN) schedulability analysis: Refuted, revisited and revised. Real Time Syst., 35(3):239-272, 2007. URL: https://doi.org/10.1007/s11241-007-9012-7.
  14. Robert I. Davis, Liliana Cucu-Grosjean, Marko Bertogna, and Alan Burns. A review of priority assignment in real-time systems. J. Syst. Archit., 65:64-82, 2016. URL: https://doi.org/10.1016/j.sysarc.2016.04.002.
  15. Paul Emberson, Roger Stafford, and Robert I. Davis. Techniques for the synthesis of multiprocessor tasksets. In International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS), pages 6-11, July 2010. URL: http://retis.sssup.it/waters2010/waters2010.pdf.
  16. Mikel Fernández, Roberto Gioiosa, Eduardo Quiñones, Luca Fossati, Marco Zulianello, and Francisco J. Cazorla. Assessing the suitability of the NGMP multi-core processor in the space domain. In Ahmed Jerraya, Luca P. Carloni, Florence Maraninchi, and John Regehr, editors, Proceedings of the 12th International Conference on Embedded Software, EMSOFT 2012, part of the Eighth Embedded Systems Week, ESWeek 2012, Tampere, Finland, October 7-12, 2012, pages 175-184. ACM, 2012. URL: https://doi.org/10.1145/2380356.2380389.
  17. Rudolf Fuchsen. How to address certification for multi-core based IMA platforms: Current status and potential solutions. In 29th Digital Avionics Systems Conference, pages 5.E.3-1-5.E.3-11, 2010. URL: https://doi.org/10.1109/DASC.2010.5655461.
  18. Laurent George, Nicolas Rivierre, and Marco Spuri. Preemptive and nonpreemptive real-time uniprocessor scheduling. Technical report, INRIA Research Report, No. 2966, 1996. URL: https://hal.inria.fr/inria-00073732.
  19. Georgia Giannopoulou, Kai Lampka, Nikolay Stoimenov, and Lothar Thiele. Timed model checking with abstractions: towards worst-case response time analysis in resource-sharing manycore systems. In Ahmed Jerraya, Luca P. Carloni, Florence Maraninchi, and John Regehr, editors, Proceedings of the 12th International Conference on Embedded Software, EMSOFT 2012, part of the Eighth Embedded Systems Week, ESWeek 2012, Tampere, Finland, October 7-12, 2012, pages 63-72. ACM, 2012. URL: https://doi.org/10.1145/2380356.2380372.
  20. David Griffin, Iain Bate, and Robert I. Davis. Dirichlet-Rescale (DRS) algorithm software: dgdguk/drs: v1.0.0 available at https://doi.org/10.5281/zenodo.4118059, 2020.
  21. David Griffin, Iain Bate, and Robert I. Davis. Generating utilization vectors for the systematic evaluation of schedulability tests. In 41st IEEE Real-Time Systems Symposium, RTSS 2020, Houston, TX, USA, December 1-4, 2020, pages 76-88. IEEE, 2020. URL: https://doi.org/10.1109/RTSS49844.2020.00018.
  22. Mohamed Hassan. On the off-chip memory latency of real-time systems: Is DDR DRAM really the best option? In 2018 IEEE Real-Time Systems Symposium, RTSS 2018, Nashville, TN, USA, December 11-14, 2018, pages 495-505. IEEE Computer Society, 2018. URL: https://doi.org/10.1109/RTSS.2018.00062.
  23. Wen-Hung Huang, Jian-Jia Chen, and Jan Reineke. MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources. In Proceedings of the 53rd Annual Design Automation Conference, DAC 2016, Austin, TX, USA, June 5-9, 2016, pages 158:1-158:6. ACM, 2016. URL: https://doi.org/10.1145/2897937.2898046.
  24. Dan Iorga, Tyler Sorensen, John Wickerson, and Alastair F. Donaldson. Slow and steady: Measuring and tuning multicore interference. In IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2020, Sydney, Australia, April 21-24, 2020, pages 200-212. IEEE, 2020. URL: https://doi.org/10.1109/RTAS48715.2020.000-6.
  25. Mathai Joseph and Paritosh K. Pandya. Finding response times in a real-time system. Comput. J., 29(5):390-395, 1986. URL: https://doi.org/10.1093/comjnl/29.5.390.
  26. Hyoseung Kim, Dionisio de Niz, Björn Andersson, Mark H. Klein, Onur Mutlu, and Ragunathan Rajkumar. Bounding and reducing memory interference in cots-based multi-core systems. Real Time Syst., 52(3):356-395, 2016. URL: https://doi.org/10.1007/s11241-016-9248-1.
  27. Namhoon Kim, Bryan C. Ward, Micaiah Chisholm, James H. Anderson, and F. Donelson Smith. Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning. Real Time Syst., 53(5):709-759, 2017. URL: https://doi.org/10.1007/s11241-017-9272-9.
  28. Kai Lampka, Georgia Giannopoulou, Rodolfo Pellizzoni, Zheng Wu, and Nikolay Stoimenov. A formal approach to the WCRT analysis of multicore systems with memory contention under phase-structured task sets. Real Time Syst., 50(5-6):736-773, 2014. URL: https://doi.org/10.1007/s11241-014-9211-y.
  29. Stephen Law and Iain Bate. Achieving appropriate test coverage for reliable measurement-based timing analysis. In 28th Euromicro Conference on Real-Time Systems, ECRTS 2016, Toulouse, France, July 5-8, 2016, pages 189-199. IEEE Computer Society, 2016. URL: https://doi.org/10.1109/ECRTS.2016.21.
  30. Benjamin Lesage, Stephen Law, and Iain Bate. TACO: an industrial case study of test automation for coverage. In Yassine Ouhammou, Frédéric Ridouard, Emmanuel Grolleau, Mathieu Jan, and Moris Behnam, editors, Proceedings of the 26th International Conference on Real-Time Networks and Systems, RTNS 2018, Chasseneuil-du-Poitou, France, October 10-12, 2018, pages 114-124. ACM, 2018. URL: https://doi.org/10.1145/3273905.3273910.
  31. Joseph Y.-T. Leung and Jennifer Whitehead. On the complexity of fixed-priority scheduling of periodic, real-time tasks. Perform. Evaluation, 2(4):237-250, 1982. URL: https://doi.org/10.1016/0166-5316(82)90024-4.
  32. Claire Maiza, Hamza Rihani, Juan Maria Rivas, Joël Goossens, Sebastian Altmeyer, and Robert I. Davis. A survey of timing verification techniques for multi-core real-time systems. ACM Comput. Surv., 52(3):56:1-56:38, 2019. URL: https://doi.org/10.1145/3323212.
  33. Jan Nowotsch and Michael Paulitsch. Leveraging multi-core computing architectures in avionics. In Cristian Constantinescu and Miguel P. Correia, editors, 2012 Ninth European Dependable Computing Conference, Sibiu, Romania, May 8-11, 2012, pages 132-143. IEEE Computer Society, 2012. URL: https://doi.org/10.1109/EDCC.2012.27.
  34. Marco Paolieri, Eduardo Quiñones, Francisco J. Cazorla, Robert I. Davis, and Mateo Valero. Ia^3: An interference aware allocation algorithm for multicore hard real-time systems. In 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011, Chicago, Illinois, USA, 11-14 April 2011, pages 280-290. IEEE Computer Society, 2011. URL: https://doi.org/10.1109/RTAS.2011.34.
  35. Rodolfo Pellizzoni, Andreas Schranzhofer, Jian-Jia Chen, Marco Caccamo, and Lothar Thiele. Worst case delay analysis for memory interference in multicore systems. In Giovanni De Micheli, Bashir M. Al-Hashimi, Wolfgang Müller, and Enrico Macii, editors, Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010, pages 741-746. IEEE Computer Society, 2010. URL: https://doi.org/10.1109/DATE.2010.5456952.
  36. Petar Radojkovic, Sylvain Girbal, Arnaud Grasset, Eduardo Quiñones, Sami Yehia, and Francisco J. Cazorla. On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. ACM Trans. Archit. Code Optim., 8(4):34:1-34:25, 2012. URL: https://doi.org/10.1145/2086696.2086713.
  37. Rapita Systems. Multicore timing analysis for do-178c. URL: https://www.rapitasystems.com/downloads/multicore-timing-analysis-do-178c.
  38. Hamza Rihani, Matthieu Moy, Claire Maiza, Robert I. Davis, and Sebastian Altmeyer. Response time analysis of synchronous data flow programs on a many-core processor. In Alain Plantec, Frank Singhoff, Sébastien Faucou, and Luís Miguel Pinho, editors, Proceedings of the 24th International Conference on Real-Time Networks and Systems, RTNS 2016, Brest, France, October 19-21, 2016, pages 67-76. ACM, 2016. URL: https://doi.org/10.1145/2997465.2997472.
  39. Simon Schliecker and Rolf Ernst. Real-time performance analysis of multiprocessor systems with shared memory. ACM Trans. Embed. Comput. Syst., 10(2):22:1-22:27, 2010. URL: https://doi.org/10.1145/1880050.1880058.
  40. Andreas Schranzhofer, Rodolfo Pellizzoni, Jian-Jia Chen, Lothar Thiele, and Marco Caccamo. Worst-case response time analysis of resource access models in multi-core systems. In Sachin S. Sapatnekar, editor, Proceedings of the 47th Design Automation Conference, DAC 2010, Anaheim, California, USA, July 13-18, 2010, pages 332-337. ACM, 2010. URL: https://doi.org/10.1145/1837274.1837359.
  41. Prathap Kumar Valsan, Heechul Yun, and Farzad Farshchi. Taming non-blocking caches to improve isolation in multicore real-time systems. In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Vienna, Austria, April 11-14, 2016, pages 161-172. IEEE Computer Society, 2016. URL: https://doi.org/10.1109/RTAS.2016.7461361.
  42. Heechul Yun, Rodolfo Pellizzoni, and Prathap Kumar Valsan. Parallelism-aware memory interference delay analysis for COTS multicore systems. In 27th Euromicro Conference on Real-Time Systems, ECRTS 2015, Lund, Sweden, July 8-10, 2015, pages 184-195. IEEE Computer Society, 2015. URL: https://doi.org/10.1109/ECRTS.2015.24.
Questions / Remarks / Feedback
X

Feedback for Dagstuhl Publishing


Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail
© 2023-2024 Schloss Dagstuhl – LZI GmbH Imprint Privacy Contact