Document Open Access Logo

Compiling Geometric Algebra Computations into Reconfigurable Hardware Accelerators

Authors Jens Huthmann, Peter Müller, Florian Stock, Dietmar Hildenbrand, Andreas Koch

PDF

File

Thumbnail PDF
PDF
DagSemProc.10281.6.pdf
  • Filesize: 421 kB
  • 15 pages

Document Identifiers

Subject Classification

Keywords
  • Geometric Algebra FPGA High-Level-Compiler Gaalop

Metrics

  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    0
    PDF Downloads
    0
    Metadata Views

Abstract

Geometric Algebra (GA), a generalization of quaternions and complex numbers, is a very
powerful framework for intuitively expressing and manipulating the complex
geometric relationships common to engineering problems. 
However, actual processing of GA expressions is very compute intensive, and
acceleration is generally required for practical use. GPUs and FPGAs offer
such acceleration, while requiring only low-power per operation. 
In this paper, we present key components of a proof-of-concept compile flow
combining symbolic and hardware optimization techniques to
automatically generate hardware accelerators from the abstract GA descriptions that are suitable for high-performance embedded computing.

Cite As Get BibTex

Jens Huthmann, Peter Müller, Florian Stock, Dietmar Hildenbrand, and Andreas Koch. Compiling Geometric Algebra Computations into Reconfigurable Hardware Accelerators. In Dynamically Reconfigurable Architectures. Dagstuhl Seminar Proceedings, Volume 10281, pp. 1-15, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2010) https://doi.org/10.4230/DagSemProc.10281.6

Author Details

Jens Huthmann
Peter Müller
Florian Stock
Dietmar Hildenbrand
Andreas Koch
Questions / Remarks / Feedback
X

Feedback for Dagstuhl Publishing


Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail
© 2023-2025 Schloss Dagstuhl – LZI GmbH About DROPS Imprint Privacy Contact