DROPS

Document

Secure remote reconfiguration of FPGAs

Authors: Nele Mentens, Jo Vliegen, An Braeken, Abdellah Touhafi, Karel Wouters, and Ingrid Verbauwhede

Published in: Dagstuhl Seminar Proceedings, Volume 10281, Dynamically Reconfigurable Architectures (2010)

Abstract

This paper presents a solution for secure remote reconfiguration of FPGAs. Communicating the bitstream has to be done in a secure manner to prevent an attacker from reading or altering the bitstream. We propose a setup in which the FPGA is the single device in the system's zone-of-trust. The result is an FPGA architecture that is divided into a static and a dynamic region. The static region holds the communication, security and reconfiguration facilities, while the dynamic region contains the targeted application.

Cite as

Nele Mentens, Jo Vliegen, An Braeken, Abdellah Touhafi, Karel Wouters, and Ingrid Verbauwhede. Secure remote reconfiguration of FPGAs. In Dynamically Reconfigurable Architectures. Dagstuhl Seminar Proceedings, Volume 10281, pp. 1-4, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2010)

Copy BibTex To Clipboard

@InProceedings{mentens_et_al:DagSemProc.10281.11,
  author =	{Mentens, Nele and Vliegen, Jo and Braeken, An and Touhafi, Abdellah and Wouters, Karel and Verbauwhede, Ingrid},
  title =	{{Secure remote reconfiguration of FPGAs}},
  booktitle =	{Dynamically Reconfigurable Architectures},
  pages =	{1--4},
  series =	{Dagstuhl Seminar Proceedings (DagSemProc)},
  ISSN =	{1862-4405},
  year =	{2010},
  volume =	{10281},
  editor =	{Peter M. Athanas and J\"{u}rgen Becker and J\"{u}rgen Teich and Ingrid Verbauwhede},
  publisher =	{Schloss Dagstuhl -- Leibniz-Zentrum f{\"u}r Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.10281.11},
  URN =		{urn:nbn:de:0030-drops-28391},
  doi =		{10.4230/DagSemProc.10281.11},
  annote =	{Keywords: FPGA, cryptography, security, remote configuration}
}

Search Results

Documents authored by Vliegen, Jo

Secure remote reconfiguration of FPGAs

Abstract

Cite as

Thanks for your feedback!

Could not send message