Application-specific instruction set processors are the core of nowadays embedded systems. Therefore, the designers need to have powerful tools for the processor design. The tools should be generated automatically based on a processor description. One of the most important tools is the simulator. It is used during a testing phase of the processor design and during target software development. The key feature of the simulator is its speed. The concept of a special simulation type translated simulation is presented in this paper. This simulation exploits information from a target C compiler. Both the simulator and the C compiler are generated based on the processor description in an architecture description language ISAC. Experimental results of this concept show very good simulation speed and fast generation of the simulator.
@InProceedings{prikryl_et_al:OASIcs.MEMICS.2010.93, author = {Prikryl, Zdenek and Kroustek, Jakub and Hruska, Tomas and Kolar, Dusan}, title = {{Fast Translated Simulation of ASIPs}}, booktitle = {Sixth Doctoral Workshop on Mathematical and Engineering Methods in Computer Science (MEMICS'10) -- Selected Papers}, pages = {93--100}, series = {Open Access Series in Informatics (OASIcs)}, ISBN = {978-3-939897-22-4}, ISSN = {2190-6807}, year = {2011}, volume = {16}, editor = {Matyska, Ludek and Kozubek, Michal and Vojnar, Tomas and Zemcik, Pavel and Antos, David}, publisher = {Schloss Dagstuhl -- Leibniz-Zentrum f{\"u}r Informatik}, address = {Dagstuhl, Germany}, URL = {https://drops.dagstuhl.de/entities/document/10.4230/OASIcs.MEMICS.2010.93}, URN = {urn:nbn:de:0030-drops-30608}, doi = {10.4230/OASIcs.MEMICS.2010.93}, annote = {Keywords: Hardware/sofware co-design, simulation, architecture description languages, application-specific instruction set processors} }
Feedback for Dagstuhl Publishing