Document Open Access Logo

Low-Latency Real-Time Applications on Heterogeneous MPSoCs

Authors Nicolas Coppik , Pascal Becker , Marcus Ritter

PDF
Thumbnail PDF

File

OASIcs.NG-RES.2025.2.pdf
  • Filesize: 0.75 MB
  • 14 pages

Document Identifiers

Author Details

Nicolas Coppik
  • ABB AG Corporate Research Center, Mannheim, Germany
Pascal Becker
  • ABB AG Corporate Research Center, Mannheim, Germany
Marcus Ritter
  • ABB AG Corporate Research Center, Mannheim, Germany

Cite As Get BibTex

Nicolas Coppik, Pascal Becker, and Marcus Ritter. Low-Latency Real-Time Applications on Heterogeneous MPSoCs. In Sixth Workshop on Next Generation Real-Time Embedded Systems (NG-RES 2025). Open Access Series in Informatics (OASIcs), Volume 128, pp. 2:1-2:14, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2025) https://doi.org/10.4230/OASIcs.NG-RES.2025.2

Abstract

Heterogeneous Multi-Processor Systems-on-Chip (MPSoCs) that combine multiple, heterogeneous processing units are becoming increasingly popular for a wide range of applications, including industrial applications, where complex real-time applications can benefit from the performance and flexibility they offer.
However, deploying real-time applications with low latency requirements across multiple processing units on such MPSoCs remains a challenging problem, particularly when communication between processors is required on a time-critical path. Existing solutions generally rely on the presence of at least one full-featured, general-purpose operating system on the device, and do not cater to the requirements of distributed, low-latency real-time applications.
In this paper, we investigate the performance, with a focus on latency, of different options for communication between CPUs, including inter-processor interrupts and shared memory communication via different memories, on the popular Xilinx Zynq UltraScale+ platform and propose a novel solution for communication between heterogeneous processing units that relies only on the availability of shared memory. Our solution is capable of achieving sub-microsecond latencies for signaling and the transfer of small amounts of data between processing units, making it suitable for deploying distributed, low-latency real-time applications.

Subject Classification

ACM Subject Classification
  • Computer systems organization → Real-time systems
  • Computer systems organization → Embedded software
  • Computer systems organization → Multicore architectures
Keywords
  • real-time systems
  • heterogeneous systems
  • latency
  • inter-core communication

Metrics

  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    0
    PDF Downloads
    0
    Metadata Views

References

  1. Manuel E Acacio, Jose Gonzalez, Jose M Garcia, and Jose Duato. An architecture for high-performance scalable shared-memory multiprocessors exploiting on-chip integration. IEEE Transactions on Parallel and Distributed Systems, 15(8):755-768, 2004. URL: https://doi.org/10.1109/TPDS.2004.27.
  2. Haider Ali, Xiaojun Zhai, Umair Ullah Tariq, and Lu Liu. Energy efficient heuristic algorithm for task mapping on shared-memory heterogeneous mpsocs. In 2018 IEEE 20th International Conference on High Performance Computing and Communications; IEEE 16th International Conference on Smart City; IEEE 4th International Conference on Data Science and Systems (HPCC/SmartCity/DSS), pages 1099-1104. IEEE, 2018. URL: https://doi.org/10.1109/HPCC/SMARTCITY/DSS.2018.00183.
  3. Etsam Anjum and Jeffrey Hancock. Introduction to openamp library. https://www.openampproject.org/docs/whitepapers/Introduction_to_OpenAMPlib_v1.1a.pdf, 2023. Accessed: October 29, 2024.
  4. Ayoosh Bansal, Rohan Tabish, Giovani Gracioli, Renato Mancuso, Rodolfo Pellizzoni, and Marco Caccamo. Evaluating memory subsystem of configurable heterogeneous mpsoc. Proceedings of the Operating Systems Platforms for Embedded Real-Time applications, 2018. Google Scholar
  5. Jose A Belloch, Germán León, José M Badía, Almudena Lindoso, and Enrique San Millan. Evaluating the computational performance of the xilinx ultrascale+ eg heterogeneous mpsoc. The Journal of Supercomputing, 77:2124-2137, 2021. URL: https://doi.org/10.1007/S11227-020-03342-7.
  6. Kevin J Brown, HyoukJoong Lee, Tiark Rompf, Arvind K Sujeeth, Christopher De Sa, Christopher Aberger, and Kunle Olukotun. Have abstraction and eat performance, too: Optimized heterogeneous computing with parallel patterns. In Proceedings of the 2016 International Symposium on Code Generation and Optimization, pages 194-205, 2016. URL: https://doi.org/10.1145/2854038.2854042.
  7. Lorenzo Carletti, Gianluca Brilli, Alessandro Capotondi, Paolo Valente, and Andrea Marongiu. The importance of worst-case memory contention analysis for heterogeneous socs. arXiv preprint, 2023. URL: https://doi.org/10.48550/arXiv.2309.12864.
  8. David Castells-Rufas, Jaume Joven, Sergi Risueño, Eduard Fernandez, Jordi Carrabina, Thomas William, and Hartmut Mix. Mpsoc performance analysis with virtual prototyping platforms. In 2010 39th International Conference on Parallel Processing Workshops, pages 154-160. IEEE, 2010. Google Scholar
  9. Marcello Cinque, Domenico Cotroneo, Luigi De Simone, and Stefano Rosiello. Virtualizing mixed-criticality systems: A survey on industrial trends and issues. Future Generation Computer Systems, 129:315-330, 2022. URL: https://doi.org/10.1016/J.FUTURE.2021.12.002.
  10. Marcello Cinque, Gianmaria De Tommasi, Sara Dubbioso, and Daniele Ottaviano. Rpuguard: Real-time processing unit virtualization for mixed-criticality applications. In 2022 18th European Dependable Computing Conference (EDCC), pages 97-104. IEEE, 2022. URL: https://doi.org/10.1109/EDCC57035.2022.00025.
  11. Maxime France-Pillois, Jérôme Martin, and Frédéric Rousseau. A non-intrusive tool chain to optimize mpsoc end-to-end systems. ACM Transactions on Architecture and Code Optimization (TACO), 18(2):1-22, 2021. URL: https://doi.org/10.1145/3445030.
  12. Nikolina Frid, Danko Ivošević, and Vlado Sruk. Performance estimation in heterogeneous mpsoc based on elementary operation cost. In 2016 39th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO), pages 1202-1205. IEEE, 2016. Google Scholar
  13. Tobias Geyer, Nikolaos Oikonomou, Georgios Papafotiou, and Frederick D Kieferndorf. Model predictive pulse pattern control. IEEE Transactions on Industry Applications, 48(2):663-676, 2011. Google Scholar
  14. Giovani Gracioli, Rohan Tabish, Renato Mancuso, Reza Mirosanlou, Rodolfo Pellizzoni, and Marco Caccamo. Designing mixed criticality applications on modern heterogeneous mpsoc platforms. In 31st Euromicro Conference on Real-Time Systems (ECRTS 2019). Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2019. Google Scholar
  15. Xavier Guerin, Katalin Popovici, Wassim Youssef, Frederic Rousseau, and Ahmed Jerraya. Flexible application software generation for heterogeneous multi-processor system-on-chip. In 31st Annual International Computer Software and Applications Conference (COMPSAC 2007), volume 1, pages 279-286. IEEE, 2007. Google Scholar
  16. Marisabel Guevara, Benjamin Lubin, and Benjamin C Lee. Navigating heterogeneous processors with market mechanisms. In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), pages 95-106. IEEE, 2013. URL: https://doi.org/10.1109/HPCA.2013.6522310.
  17. Sebastian Hahn, Michael Jacobs, and Jan Reineke. Enabling compositionality for multicore timing analysis. In Proceedings of the 24th international conference on real-time networks and systems, pages 299-308, 2016. URL: https://doi.org/10.1145/2997465.2997471.
  18. Mohamed Hassan. Heterogeneous mpsocs for mixed criticality systems: Challenges and opportunities. arXiv preprint, 2017. URL: https://arxiv.org/abs/1706.07429.
  19. Denis Hoornaert, Shahin Roozkhosh, and Renato Mancuso. A memory scheduling infrastructure for multi-core systems with re-programmable logic. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2021. Google Scholar
  20. Shih-Hao Hung, Wen-Long Yang, and Chia-Heng Tu. Designing and implementing a portable, efficient inter-core communication scheme for embedded multicore platforms. In 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications, pages 303-308. IEEE, 2010. URL: https://doi.org/10.1109/RTCSA.2010.17.
  21. Hyoseung Kim, Dionisio De Niz, Björn Andersson, Mark Klein, Onur Mutlu, and Ragunathan Rajkumar. Bounding memory interference delay in cots-based multi-core systems. In 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 145-154. IEEE, 2014. URL: https://doi.org/10.1109/RTAS.2014.6925998.
  22. Tim Kogel and Heinrich Meyr. Heterogeneous mp-soc: the solution to energy-efficient signal processing. In Proceedings of the 41st annual Design Automation Conference, pages 686-691, 2004. URL: https://doi.org/10.1145/996566.996754.
  23. Akash Kumar, Bart Mesman, Bart Theelen, Henk Corporaal, and Yajun Ha. Analyzing composability of applications on mpsoc platforms. Journal of Systems Architecture, 54(3-4):369-383, 2008. URL: https://doi.org/10.1016/J.SYSARC.2007.10.002.
  24. Cheng Liu, Lei Luo, Meng Li, Pinyuan Lei, Lirong Chen, and Kun Xiao. Inter-core communication mechanisms for microkernel operating system based on signal transmission and shared memory. In 2021 7th International Symposium on System and Software Reliability (ISSSR), pages 188-197. IEEE, 2021. Google Scholar
  25. Mirko Loghi, Federico Angiolini, Davide Bertozzi, Luca Benini, and Roberto Zafalon. Analyzing on-chip communication in a mpsoc environment. In Proceedings Design, Automation and Test in Europe Conference and Exhibition, volume 2, pages 752-757. IEEE, 2004. URL: https://doi.org/10.1109/DATE.2004.1268966.
  26. Reza Mirosanlou, Mohamed Hassan, and Rodolfo Pellizzoni. Duetto: Latency guarantees at minimal performance cost. In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 1136-1141. IEEE, 2021. URL: https://doi.org/10.23919/DATE51398.2021.9474062.
  27. Yang Nie, Lili Jing, and Pengyu Zhao. Design and implementation of inter-core communication of embedded multiprocessor based on shared memory. International Journal of Security and Its Applications, 10(12):21-30, 2016. Google Scholar
  28. Rubén Nieto, Edel Díaz, Raúl Mateos, and Álvaro Hernández. Evaluation of software inter-processor synchronization methods for the zynq-ultrascale+ architecture. In 2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS), pages 1-6. IEEE, 2020. URL: https://doi.org/10.1109/DCIS51330.2020.9268616.
  29. Vincent Nollet, Prabhat Avasare, J-Y Mignolet, and Diederik Verkest. Low cost task migration initiation in a heterogeneous mp-soc. In Design, Automation and Test in Europe, pages 252-253. IEEE, 2005. Google Scholar
  30. Jan Nowotsch and Michael Paulitsch. Leveraging multi-core computing architectures in avionics. In 2012 Ninth European Dependable Computing Conference, pages 132-143. IEEE, 2012. URL: https://doi.org/10.1109/EDCC.2012.27.
  31. D Ottaviano, M Cinque, G Manduchi, and S Dubbioso. Virtualization of accelerators in embedded systems for mixed-criticality: Rpu exploitation for fusion diagnostics and control. Fusion Engineering and Design, 190:113518, 2023. Google Scholar
  32. Kai Richter, Marek Jersak, and Rolf Ernst. A formal approach to mpsoc performance verification. Computer, 36(4):60-67, 2003. URL: https://doi.org/10.1109/MC.2003.1193230.
  33. Bastian Ristau and Gerhard Fettweis. Mapping and performance evaluation for heterogeneous mp-socs via packing. In Embedded Computer Systems: Architectures, Modeling, and Simulation: 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007. Proceedings 7, pages 117-126. Springer, 2007. URL: https://doi.org/10.1007/978-3-540-73625-7_14.
  34. Gero Schwäricke, Rohan Tabish, Rodolfo Pellizzoni, Renato Mancuso, Andrea Bastoni, Alexander Zuepke, and Marco Caccamo. A real-time virtio-based framework for predictable inter-vm communication. In 2021 IEEE Real-Time Systems Symposium (RTSS), pages 27-40. IEEE, 2021. URL: https://doi.org/10.1109/RTSS52674.2021.00015.
  35. Alejandro Serrano Cases, Juan M Reina, Jaume Abella Ferrer, Enrico Mezzetti, and Francisco Javier Cazorla Almeida. Leveraging hardware qos to control contention in the xilinx zynq ultrascale+ mpsoc. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021): July 5-9, 2021, Virtual Conference, volume 196, pages 3-1. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2021. URL: https://doi.org/10.4230/LIPIcs.ECRTS.2021.3.
  36. D Shanthi and R Amutha. Performance analysis of on-chip communication architecture in mpsoc. In 2011 International Conference on Emerging Trends in Electrical and Computer Technology, pages 811-815. IEEE, 2011. Google Scholar
  37. Amit Kumar Singh, Wu Jigang, Alok Prakash, and Thambipillai Srikanthan. Efficient heuristics for minimizing communication overhead in noc-based heterogeneous mpsoc platforms. In 2009 IEEE/IFIP International Symposium on Rapid System Prototyping, pages 55-60. IEEE, 2009. URL: https://doi.org/10.1109/RSP.2009.18.
  38. Lukas Sommer, Florian Stock, Leonardo Solis-Vasquez, and Andreas Koch. Using parallel programming models for automotive workloads on heterogeneous systems-a case study. In 2020 28th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), pages 17-21. IEEE, 2020. URL: https://doi.org/10.1109/PDP50117.2020.00010.
  39. Jan Spieck, Stefan Wildermann, and Jürgen Teich. A learning-based methodology for scenario-aware mapping of soft real-time applications onto heterogeneous mpsocs. ACM Transactions on Design Automation of Electronic Systems, 28(1):1-40, 2022. URL: https://doi.org/10.1145/3529230.
  40. STREAM: Sustainable Memory Bandwidth in High Performance Computers. https://www.cs.virginia.edu/stream/. Accessed: 2024-11-12.
  41. Shiao-Li Tsao, Sung-Yuan Lee, et al. Performance evaluation of inter-processor communication for an embedded heterogeneous multi-core processor. Journal of information science and engineering, 28(3), 2012. URL: http://www.iis.sinica.edu.tw/page/jise/2012/201205_07.html.
  42. Junlong Zhou, Jin Sun, Peijin Cong, Zhe Liu, Xiumin Zhou, Tongquan Wei, and Shiyan Hu. Security-critical energy-aware task scheduling for heterogeneous real-time mpsocs in iot. IEEE Transactions on Services Computing, 13(4):745-758, 2019. URL: https://doi.org/10.1109/TSC.2019.2963301.
Questions / Remarks / Feedback
X

Feedback for Dagstuhl Publishing


Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail
© 2023-2024 Schloss Dagstuhl – LZI GmbH About DROPS Imprint Privacy Contact