Document Open Access Logo

Software-enforced Interconnect Arbitration for COTS Multicores

Authors Marco Ziccardi, Alessandro Cornaglia, Enrico Mezzetti, Tullio Vardanega



PDF
Thumbnail PDF

File

OASIcs.WCET.2015.11.pdf
  • Filesize: 0.51 MB
  • 10 pages

Document Identifiers

Author Details

Marco Ziccardi
Alessandro Cornaglia
Enrico Mezzetti
Tullio Vardanega

Cite AsGet BibTex

Marco Ziccardi, Alessandro Cornaglia, Enrico Mezzetti, and Tullio Vardanega. Software-enforced Interconnect Arbitration for COTS Multicores. In 15th International Workshop on Worst-Case Execution Time Analysis (WCET 2015). Open Access Series in Informatics (OASIcs), Volume 47, pp. 11-20, Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2015)
https://doi.org/10.4230/OASIcs.WCET.2015.11

Abstract

The advent of multicore processors complicates timing analysis owing to the need to account for the interference between cores accessing shared resources, which is not always easy to characterize in a safe and tight way. Solutions have been proposed that take two distinct but complementary directions: on the one hand, complex analysis techniques have been developed to provide safe and tight bounds to contention; on the other hand, sophisticated arbitration policies (hardware or software) have been proposed to limit or control inter-core interference. In this paper we propose a software-based TDMA-like arbitration of accesses to a shared interconnect (e.g. a bus) that prevents inter-core interference. A more flexible arbitration scheme is also proposed to reserve more bandwidth to selected cores while still avoiding contention. A proof-of-concept implementation on an AURIX TC277TU processor shows that our approach can apply to COTS processors, thus not relying on dedicated hardware arbiters, while introducing little overhead.
Keywords
  • Multicore
  • Resource Arbitration
  • Interference
  • Mixed-Criticality

Metrics

  • Access Statistics
  • Total Accesses (updated on a weekly basis)
    0
    PDF Downloads

References

  1. ISO 17458-1. Road vehicles – FlexRay Communications System – Part 1, 2013. Google Scholar
  2. APEX Working Group. Draft 3 of Supplement 1 to ARINC Specification 653: Avionics Application Software Standard Interface, 2003. Google Scholar
  3. AUTOSAR. AUTOSAR Release 4.1. http://www.autosar.org/, 2014.
  4. A. Burns and R. Davis. Mixed criticality systems-a review. Department of Computer Science, University of York, Tech. Rep, 2015. Google Scholar
  5. D. Dasari et al. Response time analysis of cots-based multicores considering the contention on the shared memory bus. In Proc. of IEEE 10th Conference on Trust, Security and Privacy in Computing and Communications, 2011. Google Scholar
  6. R.I. Davis and A. Burns. A survey of hard real-time scheduling for multiprocessor systems. ACM Comput. Surv., 2011. Google Scholar
  7. Evidence. ERIKA Enterprise. http://erika.tuxfamily.org/, 2015.
  8. G. Giannopoulou et al. Timed model checking with abstractions: Towards worst-case response time analysis in resource-sharing manycore systems. In Proc. of ACM International Conference on Embedded Software, 2012. Google Scholar
  9. G. Giannopoulou et al. Scheduling of mixed-criticality applications on resource-sharing multicore systems. In Proc. of 11th ACM Intl. Conference on Embedded Software, 2013. Google Scholar
  10. D. Goswami et al. Time-triggered implementations of mixed-criticality automotive software. In Proc. of 13th Design, Automation & Test in Europe Conference, 2012. Google Scholar
  11. Infineon Technologies AG. AURIX™ TriCore™. http://www.infineon.com/aurix, 2012.
  12. Infineon Technologies AG. TC27x Manual. http://www.infineon.com/aurix, 2014.
  13. International Electrotechnical Comission. IEC 61508, Functional Safety of Electrical/Electronic/Programmable Electronic Safety-related Systems, Edition 2.0, 2009. Google Scholar
  14. T. Kelter et al. Evaluation of resource arbitration methods for multi-core real-time systems. In 13th International Workshop on Worst-Case Execution Time Analysis, 2013. Google Scholar
  15. R. Pellizzoni et al. Worst case delay analysis for memory interference in multicore systems. In Proc. of 13th Conference on Design, Automation and Test in Europe, 2010. Google Scholar
  16. J. Rosen et al. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In Proc. of 28th IEEE Real-Time Systems Symposium, 2007. Google Scholar
  17. A. Schranzhofer et al. Timing analysis for resource access interference on adaptive resource arbiters. In Real-Time and Embedded Technology and Applications Symposium, 2011. Google Scholar
  18. H. Shah et al. Priority division: A high-speed shared-memory bus arbitration with bounded latency. In Proc. of Design, Automation & Test in Europe Conference, 2011. Google Scholar
  19. L. Sigrist et al. Mixed-criticality runtime mechanisms and evaluation on multicores. In 21st IEEE Real-Time and Embedded Technology and Applications Symposium, 2015. Google Scholar
  20. S. Vestal. Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance. In Proc. of 28th IEEE Real-Time Systems Symposium, 2007. Google Scholar
  21. H. Yun et al. Memory access control in multiprocessor for real-time systems with mixed criticality. In Proc. of 24th Euromicro Conference on Real-Time Systems ECRTS, 2012. Google Scholar
Questions / Remarks / Feedback
X

Feedback for Dagstuhl Publishing


Thanks for your feedback!

Feedback submitted

Could not send message

Please try again later or send an E-mail