Creative Commons Attribution 4.0 license (CC BY 4.0)when quoting this document, please refer to the following
DOI: 10.4230/DagSemProc.08371.4
URN: urn:nbn:de:0030-drops-19245
URL: https://drops.dagstuhl.de/opus/volltexte/2009/1924/
Fuchs, Gottfried
Implications of VLSI Fault Models and Distributed Systems Failure Models -- A hardware designer's view
| pdf-format: |
|
Abstract
The fault and failure models as well as their semantics within theVLSI and the distributed systems/algorithms community are quite
different. Pointing out the mismatch of those fault respectively
failure models is the main part of this work. The impact of the
implemented failure model in terms of hardware effort and system
complexity will be shown on different VLSI implementations of
distributed algorithms.
However, still, there are a lot of open questions left mostly related
to the coverage analysis of hardware implemented fault-tolerant
algorithms.
BibTeX - Entry
@InProceedings{fuchs:DagSemProc.08371.4,
author = {Fuchs, Gottfried},
title = {{Implications of VLSI Fault Models and Distributed Systems Failure Models – A hardware designer's view}},
booktitle = {Fault-Tolerant Distributed Algorithms on VLSI Chips},
pages = {1--7},
series = {Dagstuhl Seminar Proceedings (DagSemProc)},
ISSN = {1862-4405},
year = {2009},
volume = {8371},
editor = {Bernadette Charron-Bost and Shlomi Dolev and Jo Ebergen and Ulrich Schmid},
publisher = {Schloss Dagstuhl -- Leibniz-Zentrum f{\"u}r Informatik},
address = {Dagstuhl, Germany},
URL = {https://drops.dagstuhl.de/opus/volltexte/2009/1924},
URN = {urn:nbn:de:0030-drops-19245},
doi = {10.4230/DagSemProc.08371.4},
annote = {Keywords: VLSI, fault model, distributed system, failure model}
}
| Keywords: | VLSI, fault model, distributed system, failure model | |
| Seminar: | 08371 - Fault-Tolerant Distributed Algorithms on VLSI Chips | |
| Issue date: | 2009 | |
| Date of publication: | 13.03.2009 |
