DARTS.6.1.4.pdf
- Filesize: 277 kB
- 3 pages
0228fd08ccc8ebd51b3e6cb1eabdb486
(Get MD5 Sum)
This artifact provides the means for reproducing the experiments presented in the paper "Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoC". In particular, it provides the means and describes how to replicate the experimental study that has been carried out to evaluate the proposed analysis with synthetic workloads.
Feedback for Dagstuhl Publishing