DROPS

Document

Compiler-Driven Power Optimizations in the Register File of Processor-Based Systems

Authors: José Luis Ayala and Marisa Lópes-Vallejo

Published in: Dagstuhl Seminar Proceedings, Volume 5141, Power-aware Computing Systems (2005)

Abstract

The complexity of the register file is currently one of the main factors on determining the cycle time of high performance wide-issue microprocessors due to its access time and size. Both parameters are directly related to the number of read and write ports of the register file and can be managed from a code compilation-level. Therefore, it is a priority goal to reduce this complexity in order to allow the efficient implementation of complex superscalar machines. This work presents a modified register assignment and a banked architecture which efficiently reduce the number of required ports. Also, the effect of the loop unrollling optimization performed by the compiler is analyzed and several power-efficient modifications to this mechanism are proposed. Both register assignment and loop unrolling mechanisms are modified to improve the energy savings while avoiding a hard performance impact.

Cite as

José Luis Ayala and Marisa Lópes-Vallejo. Compiler-Driven Power Optimizations in the Register File of Processor-Based Systems. In Power-aware Computing Systems. Dagstuhl Seminar Proceedings, Volume 5141, pp. 1-17, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2005)

Copy BibTex To Clipboard

@InProceedings{ayala_et_al:DagSemProc.05141.4,
  author =	{Ayala, Jos\'{e} Luis and L\'{o}pes-Vallejo, Marisa},
  title =	{{Compiler-Driven Power Optimizations in the Register File of Processor-Based Systems}},
  booktitle =	{Power-aware Computing Systems},
  pages =	{1--17},
  series =	{Dagstuhl Seminar Proceedings (DagSemProc)},
  ISSN =	{1862-4405},
  year =	{2005},
  volume =	{5141},
  editor =	{Luca Benini and Ulrich Kremer and Christian W. Probst and Peter Schelkens},
  publisher =	{Schloss Dagstuhl -- Leibniz-Zentrum f{\"u}r Informatik},
  address =	{Dagstuhl, Germany},
  URL =		{https://drops.dagstuhl.de/entities/document/10.4230/DagSemProc.05141.4},
  URN =		{urn:nbn:de:0030-drops-3053},
  doi =		{10.4230/DagSemProc.05141.4},
  annote =	{Keywords: Register file, power reduction, compiler optimization, loop unrolling, banked architecture}
}

Search Results

Documents authored by Lópes-Vallejo, Marisa

Compiler-Driven Power Optimizations in the Register File of Processor-Based Systems

Abstract

Cite as

Thanks for your feedback!

Could not send message