DARTS.5.1.7.pdf
- Filesize: 275 kB
- 2 pages
Document
Modeling Cache Coherence to Expose Interference (Artifact)
Authors
-
Part of:
Issue:
Special Issue of the 31st Euromicro Conference on Real-Time Systems (ECRTS 2019)
Volume: DARTS, Volume 5 (ECOOP 2019)
Conference: Euromicro Conference on Real-Time Systems (ECRTS)
Journal: Dagstuhl Artifacts Series (DARTS) - License:
Creative Commons Attribution 3.0 Germany license
- Publication Date: 2019-07-08
Artifact Description
Document Identifiers
Acknowledgements
We would like to thank Mamoun Filali-Amine (IRIT-CNRS) for his helpful insights
on how to validate our model.
Cite As Get BibTex
Nathanaël Sensfelder, Julien Brunel, and Claire Pagetti. Modeling Cache Coherence to Expose Interference (Artifact). In Special Issue of the 31st Euromicro Conference on Real-Time Systems (ECRTS 2019). Dagstuhl Artifacts Series (DARTS), Volume 5, Issue 1, pp. 7:1-7:2, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2019)
https://doi.org/10.4230/DARTS.5.1.7
Artifact
DARTS-5-1-7-artifact-836018167846cb77088defad2fce7ebc.tgz
(Filesize: 78 kB)
MD5 Sum:
836018167846cb77088defad2fce7ebc
(Get MD5 Sum)
Abstract
To facilitate programming, most multi-core processors feature automated mechanisms maintaining coherence between each core’s cache. These mechanisms introduce interference, that is, delays caused by concurrent access to a shared resource. This type of interference is hard to predict, leading to the mechanisms being shunned by real-time system designers, at the cost of potential benefits in both running time and system complexity. We believe that formal methods can provide the means to ensure that the effects of this interference are properly exposed and mitigated. Consequently, we propose a nascent framework relying on timed automata to model and analyze the interference caused by cache coherence.
Subject Classification
ACM Subject Classification
- Computer systems organization → Multicore architectures
- Computer systems organization → Real-time systems
Keywords
- Real-time systems
- multi-core processor
- cache coherence
- formal methods
Metrics
- Access Statistics
-
Total Accesses (updated on a weekly basis)
0PDF Downloads